blob: 35a0d12dad7351340fdd1cfc8b84cb221556e059 [file] [log] [blame]
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +02001/*
Wim Van Sebroeckcb711a12009-11-15 13:44:54 +00002 * intel TCO Watchdog Driver
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +02003 *
Wim Van Sebroeckd38bd472010-12-31 14:10:45 +00004 * (c) Copyright 2006-2010 Wim Van Sebroeck <wim@iguana.be>.
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +02005 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License
8 * as published by the Free Software Foundation; either version
9 * 2 of the License, or (at your option) any later version.
10 *
11 * Neither Wim Van Sebroeck nor Iguana vzw. admit liability nor
12 * provide warranty for any of this software. This material is
13 * provided "AS-IS" and at no charge.
14 *
15 * The TCO watchdog is implemented in the following I/O controller hubs:
16 * (See the intel documentation on http://developer.intel.com.)
Wim Van Sebroeckcb711a12009-11-15 13:44:54 +000017 * document number 290655-003, 290677-014: 82801AA (ICH), 82801AB (ICHO)
18 * document number 290687-002, 298242-027: 82801BA (ICH2)
19 * document number 290733-003, 290739-013: 82801CA (ICH3-S)
20 * document number 290716-001, 290718-007: 82801CAM (ICH3-M)
21 * document number 290744-001, 290745-025: 82801DB (ICH4)
22 * document number 252337-001, 252663-008: 82801DBM (ICH4-M)
23 * document number 273599-001, 273645-002: 82801E (C-ICH)
24 * document number 252516-001, 252517-028: 82801EB (ICH5), 82801ER (ICH5R)
25 * document number 300641-004, 300884-013: 6300ESB
26 * document number 301473-002, 301474-026: 82801F (ICH6)
27 * document number 313082-001, 313075-006: 631xESB, 632xESB
28 * document number 307013-003, 307014-024: 82801G (ICH7)
Wim Van Sebroeckd38bd472010-12-31 14:10:45 +000029 * document number 322896-001, 322897-001: NM10
Wim Van Sebroeckcb711a12009-11-15 13:44:54 +000030 * document number 313056-003, 313057-017: 82801H (ICH8)
31 * document number 316972-004, 316973-012: 82801I (ICH9)
32 * document number 319973-002, 319974-002: 82801J (ICH10)
Seth Heasley3c9d8ec2010-01-14 20:58:05 +000033 * document number 322169-001, 322170-003: 5 Series, 3400 Series (PCH)
Imre Kaloz4946f832009-12-07 20:42:26 +010034 * document number 320066-003, 320257-008: EP80597 (IICH)
Seth Heasley203f8d82011-01-07 17:11:08 -080035 * document number 324645-001, 324646-001: Cougar Point (CPT)
Seth Heasleyc54fb812010-11-17 12:15:08 -070036 * document number TBD : Patsburg (PBG)
Seth Heasley203f8d82011-01-07 17:11:08 -080037 * document number TBD : DH89xxCC
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +020038 */
39
40/*
41 * Includes, defines, variables, module parameters, ...
42 */
43
44/* Module and version information */
Wim Van Sebroeck7944d3a2008-08-06 20:19:41 +000045#define DRV_NAME "iTCO_wdt"
Pádraig Brady7e6811d2010-04-19 13:38:25 +010046#define DRV_VERSION "1.06"
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +020047#define PFX DRV_NAME ": "
48
49/* Includes */
Wim Van Sebroeck3836cc02006-06-30 08:44:53 +020050#include <linux/module.h> /* For module specific items */
51#include <linux/moduleparam.h> /* For new moduleparam's */
52#include <linux/types.h> /* For standard types (like size_t) */
53#include <linux/errno.h> /* For the -ENODEV/... values */
54#include <linux/kernel.h> /* For printk/panic/... */
Alan Cox0e6fa3f2008-05-19 14:06:25 +010055#include <linux/miscdevice.h> /* For MODULE_ALIAS_MISCDEV
56 (WATCHDOG_MINOR) */
Wim Van Sebroeck3836cc02006-06-30 08:44:53 +020057#include <linux/watchdog.h> /* For the watchdog specific items */
Wim Van Sebroeck3836cc02006-06-30 08:44:53 +020058#include <linux/init.h> /* For __init/__exit/... */
59#include <linux/fs.h> /* For file operations */
60#include <linux/platform_device.h> /* For platform_driver framework */
61#include <linux/pci.h> /* For pci functions */
62#include <linux/ioport.h> /* For io-port access */
63#include <linux/spinlock.h> /* For spin_lock/spin_unlock/... */
Alan Cox0e6fa3f2008-05-19 14:06:25 +010064#include <linux/uaccess.h> /* For copy_to_user/put_user/... */
65#include <linux/io.h> /* For inb/outb/... */
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +020066
Alan Cox0e6fa3f2008-05-19 14:06:25 +010067#include "iTCO_vendor.h"
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +020068
69/* TCO related info */
70enum iTCO_chipsets {
71 TCO_ICH = 0, /* ICH */
72 TCO_ICH0, /* ICH0 */
73 TCO_ICH2, /* ICH2 */
74 TCO_ICH2M, /* ICH2-M */
75 TCO_ICH3, /* ICH3-S */
76 TCO_ICH3M, /* ICH3-M */
77 TCO_ICH4, /* ICH4 */
78 TCO_ICH4M, /* ICH4-M */
79 TCO_CICH, /* C-ICH */
80 TCO_ICH5, /* ICH5 & ICH5R */
81 TCO_6300ESB, /* 6300ESB */
82 TCO_ICH6, /* ICH6 & ICH6R */
83 TCO_ICH6M, /* ICH6-M */
84 TCO_ICH6W, /* ICH6W & ICH6RW */
Wim Van Sebroeck28d41f52008-11-19 22:25:53 +000085 TCO_631XESB, /* 631xESB/632xESB */
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +020086 TCO_ICH7, /* ICH7 & ICH7R */
Wim Van Sebroeck28d41f52008-11-19 22:25:53 +000087 TCO_ICH7DH, /* ICH7DH */
88 TCO_ICH7M, /* ICH7-M & ICH7-U */
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +020089 TCO_ICH7MDH, /* ICH7-M DH */
Wim Van Sebroeckd38bd472010-12-31 14:10:45 +000090 TCO_NM10, /* NM10 */
Wim Van Sebroecka8edd742006-10-08 21:05:21 +020091 TCO_ICH8, /* ICH8 & ICH8R */
92 TCO_ICH8DH, /* ICH8DH */
93 TCO_ICH8DO, /* ICH8DO */
Wim Van Sebroeckacf60352007-08-31 08:23:10 +000094 TCO_ICH8M, /* ICH8M */
Wim Van Sebroeck28d41f52008-11-19 22:25:53 +000095 TCO_ICH8ME, /* ICH8M-E */
Wim Van Sebroeck286201d2007-07-26 21:11:28 +000096 TCO_ICH9, /* ICH9 */
97 TCO_ICH9R, /* ICH9R */
98 TCO_ICH9DH, /* ICH9DH */
Wim Van Sebroeck7944d3a2008-08-06 20:19:41 +000099 TCO_ICH9DO, /* ICH9DO */
Wim Van Sebroeck28d41f52008-11-19 22:25:53 +0000100 TCO_ICH9M, /* ICH9M */
101 TCO_ICH9ME, /* ICH9M-E */
102 TCO_ICH10, /* ICH10 */
103 TCO_ICH10R, /* ICH10R */
104 TCO_ICH10D, /* ICH10D */
105 TCO_ICH10DO, /* ICH10DO */
Seth Heasley79e89412009-11-11 02:24:01 +0100106 TCO_PCH, /* PCH Desktop Full Featured */
107 TCO_PCHM, /* PCH Mobile Full Featured */
Seth Heasley3c9d8ec2010-01-14 20:58:05 +0000108 TCO_P55, /* P55 */
109 TCO_PM55, /* PM55 */
110 TCO_H55, /* H55 */
111 TCO_QM57, /* QM57 */
112 TCO_H57, /* H57 */
113 TCO_HM55, /* HM55 */
114 TCO_Q57, /* Q57 */
115 TCO_HM57, /* HM57 */
Seth Heasley79e89412009-11-11 02:24:01 +0100116 TCO_PCHMSFF, /* PCH Mobile SFF Full Featured */
Seth Heasley3c9d8ec2010-01-14 20:58:05 +0000117 TCO_QS57, /* QS57 */
118 TCO_3400, /* 3400 */
119 TCO_3420, /* 3420 */
120 TCO_3450, /* 3450 */
Imre Kaloz4946f832009-12-07 20:42:26 +0100121 TCO_EP80579, /* EP80579 */
Seth Heasley4c7d8492010-03-25 16:14:41 -0700122 TCO_CPT1, /* Cougar Point */
123 TCO_CPT2, /* Cougar Point Desktop */
124 TCO_CPT3, /* Cougar Point Mobile */
125 TCO_CPT4, /* Cougar Point */
126 TCO_CPT5, /* Cougar Point */
127 TCO_CPT6, /* Cougar Point */
128 TCO_CPT7, /* Cougar Point */
129 TCO_CPT8, /* Cougar Point */
130 TCO_CPT9, /* Cougar Point */
131 TCO_CPT10, /* Cougar Point */
132 TCO_CPT11, /* Cougar Point */
133 TCO_CPT12, /* Cougar Point */
134 TCO_CPT13, /* Cougar Point */
135 TCO_CPT14, /* Cougar Point */
136 TCO_CPT15, /* Cougar Point */
137 TCO_CPT16, /* Cougar Point */
138 TCO_CPT17, /* Cougar Point */
139 TCO_CPT18, /* Cougar Point */
140 TCO_CPT19, /* Cougar Point */
141 TCO_CPT20, /* Cougar Point */
142 TCO_CPT21, /* Cougar Point */
143 TCO_CPT22, /* Cougar Point */
144 TCO_CPT23, /* Cougar Point */
145 TCO_CPT24, /* Cougar Point */
146 TCO_CPT25, /* Cougar Point */
147 TCO_CPT26, /* Cougar Point */
148 TCO_CPT27, /* Cougar Point */
149 TCO_CPT28, /* Cougar Point */
150 TCO_CPT29, /* Cougar Point */
151 TCO_CPT30, /* Cougar Point */
152 TCO_CPT31, /* Cougar Point */
Seth Heasleyc54fb812010-11-17 12:15:08 -0700153 TCO_PBG1, /* Patsburg */
154 TCO_PBG2, /* Patsburg */
Seth Heasley203f8d82011-01-07 17:11:08 -0800155 TCO_DH89XXCC, /* DH89xxCC */
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200156};
157
158static struct {
159 char *name;
160 unsigned int iTCO_version;
161} iTCO_chipset_info[] __devinitdata = {
162 {"ICH", 1},
163 {"ICH0", 1},
164 {"ICH2", 1},
165 {"ICH2-M", 1},
166 {"ICH3-S", 1},
167 {"ICH3-M", 1},
168 {"ICH4", 1},
169 {"ICH4-M", 1},
170 {"C-ICH", 1},
171 {"ICH5 or ICH5R", 1},
172 {"6300ESB", 1},
173 {"ICH6 or ICH6R", 2},
174 {"ICH6-M", 2},
175 {"ICH6W or ICH6RW", 2},
Wim Van Sebroeck28d41f52008-11-19 22:25:53 +0000176 {"631xESB/632xESB", 2},
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200177 {"ICH7 or ICH7R", 2},
Wim Van Sebroeck28d41f52008-11-19 22:25:53 +0000178 {"ICH7DH", 2},
179 {"ICH7-M or ICH7-U", 2},
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200180 {"ICH7-M DH", 2},
Wim Van Sebroeckd38bd472010-12-31 14:10:45 +0000181 {"NM10", 2},
Arnaud Patard (Rtp)bcbf25b2006-10-04 14:18:29 +0200182 {"ICH8 or ICH8R", 2},
Wim Van Sebroecka8edd742006-10-08 21:05:21 +0200183 {"ICH8DH", 2},
184 {"ICH8DO", 2},
Wim Van Sebroeckacf60352007-08-31 08:23:10 +0000185 {"ICH8M", 2},
Wim Van Sebroeck28d41f52008-11-19 22:25:53 +0000186 {"ICH8M-E", 2},
Wim Van Sebroeck286201d2007-07-26 21:11:28 +0000187 {"ICH9", 2},
188 {"ICH9R", 2},
189 {"ICH9DH", 2},
Gabriel Ca49056d2008-04-30 16:51:10 +0200190 {"ICH9DO", 2},
Wim Van Sebroeck28d41f52008-11-19 22:25:53 +0000191 {"ICH9M", 2},
192 {"ICH9M-E", 2},
193 {"ICH10", 2},
194 {"ICH10R", 2},
195 {"ICH10D", 2},
196 {"ICH10DO", 2},
Seth Heasley79e89412009-11-11 02:24:01 +0100197 {"PCH Desktop Full Featured", 2},
198 {"PCH Mobile Full Featured", 2},
Seth Heasley3c9d8ec2010-01-14 20:58:05 +0000199 {"P55", 2},
200 {"PM55", 2},
201 {"H55", 2},
202 {"QM57", 2},
203 {"H57", 2},
204 {"HM55", 2},
205 {"Q57", 2},
206 {"HM57", 2},
Seth Heasley79e89412009-11-11 02:24:01 +0100207 {"PCH Mobile SFF Full Featured", 2},
Seth Heasley3c9d8ec2010-01-14 20:58:05 +0000208 {"QS57", 2},
209 {"3400", 2},
210 {"3420", 2},
211 {"3450", 2},
Imre Kaloz4946f832009-12-07 20:42:26 +0100212 {"EP80579", 2},
Seth Heasley4c7d8492010-03-25 16:14:41 -0700213 {"Cougar Point", 2},
214 {"Cougar Point", 2},
215 {"Cougar Point", 2},
216 {"Cougar Point", 2},
217 {"Cougar Point", 2},
218 {"Cougar Point", 2},
219 {"Cougar Point", 2},
220 {"Cougar Point", 2},
221 {"Cougar Point", 2},
222 {"Cougar Point", 2},
223 {"Cougar Point", 2},
224 {"Cougar Point", 2},
225 {"Cougar Point", 2},
226 {"Cougar Point", 2},
227 {"Cougar Point", 2},
228 {"Cougar Point", 2},
229 {"Cougar Point", 2},
230 {"Cougar Point", 2},
231 {"Cougar Point", 2},
232 {"Cougar Point", 2},
233 {"Cougar Point", 2},
234 {"Cougar Point", 2},
235 {"Cougar Point", 2},
236 {"Cougar Point", 2},
237 {"Cougar Point", 2},
238 {"Cougar Point", 2},
239 {"Cougar Point", 2},
240 {"Cougar Point", 2},
241 {"Cougar Point", 2},
242 {"Cougar Point", 2},
243 {"Cougar Point", 2},
Seth Heasleycad0df32010-09-09 09:58:03 -0700244 {"Patsburg", 2},
Seth Heasleyc54fb812010-11-17 12:15:08 -0700245 {"Patsburg", 2},
Seth Heasley203f8d82011-01-07 17:11:08 -0800246 {"DH89xxCC", 2},
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100247 {NULL, 0}
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200248};
249
Wim Van Sebroeck5f3b2752011-02-23 20:04:38 +0000250#define ITCO_PCI_DEVICE(dev, data) \
Wim Van Sebroeckc87b6392007-08-19 20:17:58 +0000251 .vendor = PCI_VENDOR_ID_INTEL, \
252 .device = dev, \
253 .subvendor = PCI_ANY_ID, \
254 .subdevice = PCI_ANY_ID, \
255 .class = 0, \
256 .class_mask = 0, \
257 .driver_data = data
258
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200259/*
260 * This data only exists for exporting the supported PCI ids
261 * via MODULE_DEVICE_TABLE. We do not actually register a
262 * pci_driver, because the I/O Controller Hub has also other
263 * functions that probably will be registered by other drivers.
264 */
Wim Van Sebroeck4562f532011-02-21 12:16:44 +0000265static DEFINE_PCI_DEVICE_TABLE(iTCO_wdt_pci_tbl) = {
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100266 { ITCO_PCI_DEVICE(PCI_DEVICE_ID_INTEL_82801AA_0, TCO_ICH)},
267 { ITCO_PCI_DEVICE(PCI_DEVICE_ID_INTEL_82801AB_0, TCO_ICH0)},
268 { ITCO_PCI_DEVICE(PCI_DEVICE_ID_INTEL_82801BA_0, TCO_ICH2)},
269 { ITCO_PCI_DEVICE(PCI_DEVICE_ID_INTEL_82801BA_10, TCO_ICH2M)},
270 { ITCO_PCI_DEVICE(PCI_DEVICE_ID_INTEL_82801CA_0, TCO_ICH3)},
271 { ITCO_PCI_DEVICE(PCI_DEVICE_ID_INTEL_82801CA_12, TCO_ICH3M)},
272 { ITCO_PCI_DEVICE(PCI_DEVICE_ID_INTEL_82801DB_0, TCO_ICH4)},
273 { ITCO_PCI_DEVICE(PCI_DEVICE_ID_INTEL_82801DB_12, TCO_ICH4M)},
274 { ITCO_PCI_DEVICE(PCI_DEVICE_ID_INTEL_82801E_0, TCO_CICH)},
275 { ITCO_PCI_DEVICE(PCI_DEVICE_ID_INTEL_82801EB_0, TCO_ICH5)},
Wim Van Sebroeckc87b6392007-08-19 20:17:58 +0000276 { ITCO_PCI_DEVICE(PCI_DEVICE_ID_INTEL_ESB_1, TCO_6300ESB)},
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100277 { ITCO_PCI_DEVICE(PCI_DEVICE_ID_INTEL_ICH6_0, TCO_ICH6)},
278 { ITCO_PCI_DEVICE(PCI_DEVICE_ID_INTEL_ICH6_1, TCO_ICH6M)},
279 { ITCO_PCI_DEVICE(PCI_DEVICE_ID_INTEL_ICH6_2, TCO_ICH6W)},
Wim Van Sebroeckc87b6392007-08-19 20:17:58 +0000280 { ITCO_PCI_DEVICE(PCI_DEVICE_ID_INTEL_ESB2_0, TCO_631XESB)},
281 { ITCO_PCI_DEVICE(0x2671, TCO_631XESB)},
282 { ITCO_PCI_DEVICE(0x2672, TCO_631XESB)},
283 { ITCO_PCI_DEVICE(0x2673, TCO_631XESB)},
284 { ITCO_PCI_DEVICE(0x2674, TCO_631XESB)},
285 { ITCO_PCI_DEVICE(0x2675, TCO_631XESB)},
286 { ITCO_PCI_DEVICE(0x2676, TCO_631XESB)},
287 { ITCO_PCI_DEVICE(0x2677, TCO_631XESB)},
288 { ITCO_PCI_DEVICE(0x2678, TCO_631XESB)},
289 { ITCO_PCI_DEVICE(0x2679, TCO_631XESB)},
290 { ITCO_PCI_DEVICE(0x267a, TCO_631XESB)},
291 { ITCO_PCI_DEVICE(0x267b, TCO_631XESB)},
292 { ITCO_PCI_DEVICE(0x267c, TCO_631XESB)},
293 { ITCO_PCI_DEVICE(0x267d, TCO_631XESB)},
294 { ITCO_PCI_DEVICE(0x267e, TCO_631XESB)},
295 { ITCO_PCI_DEVICE(0x267f, TCO_631XESB)},
Wim Van Sebroeck28d41f52008-11-19 22:25:53 +0000296 { ITCO_PCI_DEVICE(PCI_DEVICE_ID_INTEL_ICH7_0, TCO_ICH7)},
297 { ITCO_PCI_DEVICE(PCI_DEVICE_ID_INTEL_ICH7_30, TCO_ICH7DH)},
298 { ITCO_PCI_DEVICE(PCI_DEVICE_ID_INTEL_ICH7_1, TCO_ICH7M)},
299 { ITCO_PCI_DEVICE(PCI_DEVICE_ID_INTEL_ICH7_31, TCO_ICH7MDH)},
Wim Van Sebroeckd38bd472010-12-31 14:10:45 +0000300 { ITCO_PCI_DEVICE(0x27bc, TCO_NM10)},
Wim Van Sebroeck28d41f52008-11-19 22:25:53 +0000301 { ITCO_PCI_DEVICE(PCI_DEVICE_ID_INTEL_ICH8_0, TCO_ICH8)},
302 { ITCO_PCI_DEVICE(PCI_DEVICE_ID_INTEL_ICH8_2, TCO_ICH8DH)},
303 { ITCO_PCI_DEVICE(PCI_DEVICE_ID_INTEL_ICH8_3, TCO_ICH8DO)},
304 { ITCO_PCI_DEVICE(PCI_DEVICE_ID_INTEL_ICH8_4, TCO_ICH8M)},
305 { ITCO_PCI_DEVICE(PCI_DEVICE_ID_INTEL_ICH8_1, TCO_ICH8ME)},
306 { ITCO_PCI_DEVICE(0x2918, TCO_ICH9)},
307 { ITCO_PCI_DEVICE(0x2916, TCO_ICH9R)},
308 { ITCO_PCI_DEVICE(PCI_DEVICE_ID_INTEL_ICH9_2, TCO_ICH9DH)},
309 { ITCO_PCI_DEVICE(PCI_DEVICE_ID_INTEL_ICH9_4, TCO_ICH9DO)},
310 { ITCO_PCI_DEVICE(0x2919, TCO_ICH9M)},
311 { ITCO_PCI_DEVICE(0x2917, TCO_ICH9ME)},
312 { ITCO_PCI_DEVICE(0x3a18, TCO_ICH10)},
313 { ITCO_PCI_DEVICE(0x3a16, TCO_ICH10R)},
314 { ITCO_PCI_DEVICE(0x3a1a, TCO_ICH10D)},
315 { ITCO_PCI_DEVICE(0x3a14, TCO_ICH10DO)},
Seth Heasley79e89412009-11-11 02:24:01 +0100316 { ITCO_PCI_DEVICE(0x3b00, TCO_PCH)},
317 { ITCO_PCI_DEVICE(0x3b01, TCO_PCHM)},
Seth Heasley3c9d8ec2010-01-14 20:58:05 +0000318 { ITCO_PCI_DEVICE(0x3b02, TCO_P55)},
319 { ITCO_PCI_DEVICE(0x3b03, TCO_PM55)},
320 { ITCO_PCI_DEVICE(0x3b06, TCO_H55)},
321 { ITCO_PCI_DEVICE(0x3b07, TCO_QM57)},
322 { ITCO_PCI_DEVICE(0x3b08, TCO_H57)},
323 { ITCO_PCI_DEVICE(0x3b09, TCO_HM55)},
324 { ITCO_PCI_DEVICE(0x3b0a, TCO_Q57)},
325 { ITCO_PCI_DEVICE(0x3b0b, TCO_HM57)},
Seth Heasley79e89412009-11-11 02:24:01 +0100326 { ITCO_PCI_DEVICE(0x3b0d, TCO_PCHMSFF)},
Seth Heasley3c9d8ec2010-01-14 20:58:05 +0000327 { ITCO_PCI_DEVICE(0x3b0f, TCO_QS57)},
328 { ITCO_PCI_DEVICE(0x3b12, TCO_3400)},
329 { ITCO_PCI_DEVICE(0x3b14, TCO_3420)},
330 { ITCO_PCI_DEVICE(0x3b16, TCO_3450)},
Imre Kaloz4946f832009-12-07 20:42:26 +0100331 { ITCO_PCI_DEVICE(0x5031, TCO_EP80579)},
Seth Heasley4c7d8492010-03-25 16:14:41 -0700332 { ITCO_PCI_DEVICE(0x1c41, TCO_CPT1)},
333 { ITCO_PCI_DEVICE(0x1c42, TCO_CPT2)},
334 { ITCO_PCI_DEVICE(0x1c43, TCO_CPT3)},
335 { ITCO_PCI_DEVICE(0x1c44, TCO_CPT4)},
336 { ITCO_PCI_DEVICE(0x1c45, TCO_CPT5)},
337 { ITCO_PCI_DEVICE(0x1c46, TCO_CPT6)},
338 { ITCO_PCI_DEVICE(0x1c47, TCO_CPT7)},
339 { ITCO_PCI_DEVICE(0x1c48, TCO_CPT8)},
340 { ITCO_PCI_DEVICE(0x1c49, TCO_CPT9)},
341 { ITCO_PCI_DEVICE(0x1c4a, TCO_CPT10)},
342 { ITCO_PCI_DEVICE(0x1c4b, TCO_CPT11)},
343 { ITCO_PCI_DEVICE(0x1c4c, TCO_CPT12)},
344 { ITCO_PCI_DEVICE(0x1c4d, TCO_CPT13)},
345 { ITCO_PCI_DEVICE(0x1c4e, TCO_CPT14)},
346 { ITCO_PCI_DEVICE(0x1c4f, TCO_CPT15)},
347 { ITCO_PCI_DEVICE(0x1c50, TCO_CPT16)},
348 { ITCO_PCI_DEVICE(0x1c51, TCO_CPT17)},
349 { ITCO_PCI_DEVICE(0x1c52, TCO_CPT18)},
350 { ITCO_PCI_DEVICE(0x1c53, TCO_CPT19)},
351 { ITCO_PCI_DEVICE(0x1c54, TCO_CPT20)},
352 { ITCO_PCI_DEVICE(0x1c55, TCO_CPT21)},
353 { ITCO_PCI_DEVICE(0x1c56, TCO_CPT22)},
354 { ITCO_PCI_DEVICE(0x1c57, TCO_CPT23)},
355 { ITCO_PCI_DEVICE(0x1c58, TCO_CPT24)},
356 { ITCO_PCI_DEVICE(0x1c59, TCO_CPT25)},
357 { ITCO_PCI_DEVICE(0x1c5a, TCO_CPT26)},
358 { ITCO_PCI_DEVICE(0x1c5b, TCO_CPT27)},
359 { ITCO_PCI_DEVICE(0x1c5c, TCO_CPT28)},
360 { ITCO_PCI_DEVICE(0x1c5d, TCO_CPT29)},
361 { ITCO_PCI_DEVICE(0x1c5e, TCO_CPT30)},
362 { ITCO_PCI_DEVICE(0x1c5f, TCO_CPT31)},
Seth Heasleyc54fb812010-11-17 12:15:08 -0700363 { ITCO_PCI_DEVICE(0x1d40, TCO_PBG1)},
364 { ITCO_PCI_DEVICE(0x1d41, TCO_PBG2)},
Seth Heasley203f8d82011-01-07 17:11:08 -0800365 { ITCO_PCI_DEVICE(0x2310, TCO_DH89XXCC)},
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200366 { 0, }, /* End of list */
367};
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100368MODULE_DEVICE_TABLE(pci, iTCO_wdt_pci_tbl);
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200369
370/* Address definitions for the TCO */
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100371/* TCO base address */
Wim Van Sebroeck0a7e65822009-04-14 20:20:07 +0000372#define TCOBASE (iTCO_wdt_private.ACPIBASE + 0x60)
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100373/* SMI Control and Enable Register */
Wim Van Sebroeck0a7e65822009-04-14 20:20:07 +0000374#define SMI_EN (iTCO_wdt_private.ACPIBASE + 0x30)
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200375
Wim Van Sebroeck0a7e65822009-04-14 20:20:07 +0000376#define TCO_RLD (TCOBASE + 0x00) /* TCO Timer Reload and Curr. Value */
377#define TCOv1_TMR (TCOBASE + 0x01) /* TCOv1 Timer Initial Value */
378#define TCO_DAT_IN (TCOBASE + 0x02) /* TCO Data In Register */
379#define TCO_DAT_OUT (TCOBASE + 0x03) /* TCO Data Out Register */
380#define TCO1_STS (TCOBASE + 0x04) /* TCO1 Status Register */
381#define TCO2_STS (TCOBASE + 0x06) /* TCO2 Status Register */
382#define TCO1_CNT (TCOBASE + 0x08) /* TCO1 Control Register */
383#define TCO2_CNT (TCOBASE + 0x0a) /* TCO2 Control Register */
384#define TCOv2_TMR (TCOBASE + 0x12) /* TCOv2 Timer Initial Value */
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200385
386/* internal variables */
387static unsigned long is_active;
388static char expect_release;
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100389static struct { /* this is private data for the iTCO_wdt device */
390 /* TCO version/generation */
391 unsigned int iTCO_version;
Prarit Bhargava641912f2010-08-06 11:41:24 -0400392 /* The device's ACPIBASE address (TCOBASE = ACPIBASE+0x60) */
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100393 unsigned long ACPIBASE;
394 /* NO_REBOOT flag is Memory-Mapped GCS register bit 5 (TCO version 2)*/
395 unsigned long __iomem *gcs;
396 /* the lock for io operations */
397 spinlock_t io_lock;
398 /* the PCI-device */
399 struct pci_dev *pdev;
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200400} iTCO_wdt_private;
401
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100402/* the watchdog platform device */
403static struct platform_device *iTCO_wdt_platform_device;
Wim Van Sebroeck3836cc02006-06-30 08:44:53 +0200404
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200405/* module parameters */
406#define WATCHDOG_HEARTBEAT 30 /* 30 sec default heartbeat */
407static int heartbeat = WATCHDOG_HEARTBEAT; /* in seconds */
408module_param(heartbeat, int, 0);
Pádraig Brady7e6811d2010-04-19 13:38:25 +0100409MODULE_PARM_DESC(heartbeat, "Watchdog timeout in seconds. "
410 "5..76 (TCO v1) or 3..614 (TCO v2), default="
Wim Van Sebroeck143a2e52009-03-18 08:35:09 +0000411 __MODULE_STRING(WATCHDOG_HEARTBEAT) ")");
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200412
413static int nowayout = WATCHDOG_NOWAYOUT;
414module_param(nowayout, int, 0);
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100415MODULE_PARM_DESC(nowayout,
416 "Watchdog cannot be stopped once started (default="
417 __MODULE_STRING(WATCHDOG_NOWAYOUT) ")");
Wim Van Sebroecke0333512006-11-12 18:05:09 +0100418
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200419/*
420 * Some TCO specific functions
421 */
422
423static inline unsigned int seconds_to_ticks(int seconds)
424{
425 /* the internal timer is stored as ticks which decrement
426 * every 0.6 seconds */
427 return (seconds * 10) / 6;
428}
429
430static void iTCO_wdt_set_NO_REBOOT_bit(void)
431{
432 u32 val32;
433
434 /* Set the NO_REBOOT bit: this disables reboots */
435 if (iTCO_wdt_private.iTCO_version == 2) {
436 val32 = readl(iTCO_wdt_private.gcs);
437 val32 |= 0x00000020;
438 writel(val32, iTCO_wdt_private.gcs);
439 } else if (iTCO_wdt_private.iTCO_version == 1) {
440 pci_read_config_dword(iTCO_wdt_private.pdev, 0xd4, &val32);
441 val32 |= 0x00000002;
442 pci_write_config_dword(iTCO_wdt_private.pdev, 0xd4, val32);
443 }
444}
445
446static int iTCO_wdt_unset_NO_REBOOT_bit(void)
447{
448 int ret = 0;
449 u32 val32;
450
451 /* Unset the NO_REBOOT bit: this enables reboots */
452 if (iTCO_wdt_private.iTCO_version == 2) {
453 val32 = readl(iTCO_wdt_private.gcs);
454 val32 &= 0xffffffdf;
455 writel(val32, iTCO_wdt_private.gcs);
456
457 val32 = readl(iTCO_wdt_private.gcs);
458 if (val32 & 0x00000020)
459 ret = -EIO;
460 } else if (iTCO_wdt_private.iTCO_version == 1) {
461 pci_read_config_dword(iTCO_wdt_private.pdev, 0xd4, &val32);
462 val32 &= 0xfffffffd;
463 pci_write_config_dword(iTCO_wdt_private.pdev, 0xd4, val32);
464
465 pci_read_config_dword(iTCO_wdt_private.pdev, 0xd4, &val32);
466 if (val32 & 0x00000002)
467 ret = -EIO;
468 }
469
470 return ret; /* returns: 0 = OK, -EIO = Error */
471}
472
473static int iTCO_wdt_start(void)
474{
475 unsigned int val;
476
477 spin_lock(&iTCO_wdt_private.io_lock);
478
Wim Van Sebroecke0333512006-11-12 18:05:09 +0100479 iTCO_vendor_pre_start(iTCO_wdt_private.ACPIBASE, heartbeat);
480
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200481 /* disable chipset's NO_REBOOT bit */
482 if (iTCO_wdt_unset_NO_REBOOT_bit()) {
Roel Kluin2ba7d7b2007-10-23 03:08:27 +0200483 spin_unlock(&iTCO_wdt_private.io_lock);
Wim Van Sebroeck143a2e52009-03-18 08:35:09 +0000484 printk(KERN_ERR PFX "failed to reset NO_REBOOT flag, "
Prarit Bhargava641912f2010-08-06 11:41:24 -0400485 "reboot disabled by hardware/BIOS\n");
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200486 return -EIO;
487 }
488
Wim Van Sebroeck7cd5b082008-11-19 19:39:58 +0000489 /* Force the timer to its reload value by writing to the TCO_RLD
490 register */
491 if (iTCO_wdt_private.iTCO_version == 2)
492 outw(0x01, TCO_RLD);
493 else if (iTCO_wdt_private.iTCO_version == 1)
494 outb(0x01, TCO_RLD);
495
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200496 /* Bit 11: TCO Timer Halt -> 0 = The TCO timer is enabled to count */
497 val = inw(TCO1_CNT);
498 val &= 0xf7ff;
499 outw(val, TCO1_CNT);
500 val = inw(TCO1_CNT);
501 spin_unlock(&iTCO_wdt_private.io_lock);
502
503 if (val & 0x0800)
504 return -1;
505 return 0;
506}
507
508static int iTCO_wdt_stop(void)
509{
510 unsigned int val;
511
512 spin_lock(&iTCO_wdt_private.io_lock);
513
Wim Van Sebroecke0333512006-11-12 18:05:09 +0100514 iTCO_vendor_pre_stop(iTCO_wdt_private.ACPIBASE);
515
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200516 /* Bit 11: TCO Timer Halt -> 1 = The TCO timer is disabled */
517 val = inw(TCO1_CNT);
518 val |= 0x0800;
519 outw(val, TCO1_CNT);
520 val = inw(TCO1_CNT);
521
522 /* Set the NO_REBOOT bit to prevent later reboots, just for sure */
523 iTCO_wdt_set_NO_REBOOT_bit();
524
525 spin_unlock(&iTCO_wdt_private.io_lock);
526
527 if ((val & 0x0800) == 0)
528 return -1;
529 return 0;
530}
531
532static int iTCO_wdt_keepalive(void)
533{
534 spin_lock(&iTCO_wdt_private.io_lock);
535
Wim Van Sebroecke0333512006-11-12 18:05:09 +0100536 iTCO_vendor_pre_keepalive(iTCO_wdt_private.ACPIBASE, heartbeat);
537
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200538 /* Reload the timer by writing to the TCO Timer Counter register */
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100539 if (iTCO_wdt_private.iTCO_version == 2)
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200540 outw(0x01, TCO_RLD);
Pádraig Brady7e6811d2010-04-19 13:38:25 +0100541 else if (iTCO_wdt_private.iTCO_version == 1) {
542 /* Reset the timeout status bit so that the timer
543 * needs to count down twice again before rebooting */
544 outw(0x0008, TCO1_STS); /* write 1 to clear bit */
545
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200546 outb(0x01, TCO_RLD);
Pádraig Brady7e6811d2010-04-19 13:38:25 +0100547 }
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200548
549 spin_unlock(&iTCO_wdt_private.io_lock);
550 return 0;
551}
552
553static int iTCO_wdt_set_heartbeat(int t)
554{
555 unsigned int val16;
556 unsigned char val8;
557 unsigned int tmrval;
558
559 tmrval = seconds_to_ticks(t);
Pádraig Brady7e6811d2010-04-19 13:38:25 +0100560
561 /* For TCO v1 the timer counts down twice before rebooting */
562 if (iTCO_wdt_private.iTCO_version == 1)
563 tmrval /= 2;
564
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200565 /* from the specs: */
566 /* "Values of 0h-3h are ignored and should not be attempted" */
567 if (tmrval < 0x04)
568 return -EINVAL;
569 if (((iTCO_wdt_private.iTCO_version == 2) && (tmrval > 0x3ff)) ||
570 ((iTCO_wdt_private.iTCO_version == 1) && (tmrval > 0x03f)))
571 return -EINVAL;
572
Wim Van Sebroecke0333512006-11-12 18:05:09 +0100573 iTCO_vendor_pre_set_heartbeat(tmrval);
574
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200575 /* Write new heartbeat to watchdog */
576 if (iTCO_wdt_private.iTCO_version == 2) {
577 spin_lock(&iTCO_wdt_private.io_lock);
578 val16 = inw(TCOv2_TMR);
579 val16 &= 0xfc00;
580 val16 |= tmrval;
581 outw(val16, TCOv2_TMR);
582 val16 = inw(TCOv2_TMR);
583 spin_unlock(&iTCO_wdt_private.io_lock);
584
585 if ((val16 & 0x3ff) != tmrval)
586 return -EINVAL;
587 } else if (iTCO_wdt_private.iTCO_version == 1) {
588 spin_lock(&iTCO_wdt_private.io_lock);
589 val8 = inb(TCOv1_TMR);
590 val8 &= 0xc0;
591 val8 |= (tmrval & 0xff);
592 outb(val8, TCOv1_TMR);
593 val8 = inb(TCOv1_TMR);
594 spin_unlock(&iTCO_wdt_private.io_lock);
595
596 if ((val8 & 0x3f) != tmrval)
597 return -EINVAL;
598 }
599
600 heartbeat = t;
601 return 0;
602}
603
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100604static int iTCO_wdt_get_timeleft(int *time_left)
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200605{
606 unsigned int val16;
607 unsigned char val8;
608
609 /* read the TCO Timer */
610 if (iTCO_wdt_private.iTCO_version == 2) {
611 spin_lock(&iTCO_wdt_private.io_lock);
612 val16 = inw(TCO_RLD);
613 val16 &= 0x3ff;
614 spin_unlock(&iTCO_wdt_private.io_lock);
615
616 *time_left = (val16 * 6) / 10;
617 } else if (iTCO_wdt_private.iTCO_version == 1) {
618 spin_lock(&iTCO_wdt_private.io_lock);
619 val8 = inb(TCO_RLD);
620 val8 &= 0x3f;
Pádraig Brady7e6811d2010-04-19 13:38:25 +0100621 if (!(inw(TCO1_STS) & 0x0008))
622 val8 += (inb(TCOv1_TMR) & 0x3f);
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200623 spin_unlock(&iTCO_wdt_private.io_lock);
624
625 *time_left = (val8 * 6) / 10;
Jeff Garzik80060362006-10-10 03:40:44 -0400626 } else
627 return -EINVAL;
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200628 return 0;
629}
630
631/*
632 * /dev/watchdog handling
633 */
634
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100635static int iTCO_wdt_open(struct inode *inode, struct file *file)
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200636{
637 /* /dev/watchdog can only be opened once */
638 if (test_and_set_bit(0, &is_active))
639 return -EBUSY;
640
641 /*
642 * Reload and activate timer
643 */
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200644 iTCO_wdt_start();
645 return nonseekable_open(inode, file);
646}
647
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100648static int iTCO_wdt_release(struct inode *inode, struct file *file)
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200649{
650 /*
651 * Shut off the timer.
652 */
653 if (expect_release == 42) {
654 iTCO_wdt_stop();
655 } else {
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100656 printk(KERN_CRIT PFX
657 "Unexpected close, not stopping watchdog!\n");
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200658 iTCO_wdt_keepalive();
659 }
660 clear_bit(0, &is_active);
661 expect_release = 0;
662 return 0;
663}
664
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100665static ssize_t iTCO_wdt_write(struct file *file, const char __user *data,
666 size_t len, loff_t *ppos)
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200667{
668 /* See if we got the magic character 'V' and reload the timer */
669 if (len) {
670 if (!nowayout) {
671 size_t i;
672
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100673 /* note: just in case someone wrote the magic
674 character five months ago... */
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200675 expect_release = 0;
676
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100677 /* scan to see whether or not we got the
678 magic character */
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200679 for (i = 0; i != len; i++) {
680 char c;
Wim Van Sebroeck7944d3a2008-08-06 20:19:41 +0000681 if (get_user(c, data + i))
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200682 return -EFAULT;
683 if (c == 'V')
684 expect_release = 42;
685 }
686 }
687
688 /* someone wrote to us, we should reload the timer */
689 iTCO_wdt_keepalive();
690 }
691 return len;
692}
693
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100694static long iTCO_wdt_ioctl(struct file *file, unsigned int cmd,
695 unsigned long arg)
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200696{
697 int new_options, retval = -EINVAL;
698 int new_heartbeat;
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200699 void __user *argp = (void __user *)arg;
700 int __user *p = argp;
Wim Van Sebroeck42747d72009-12-26 18:55:22 +0000701 static const struct watchdog_info ident = {
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200702 .options = WDIOF_SETTIMEOUT |
703 WDIOF_KEEPALIVEPING |
704 WDIOF_MAGICCLOSE,
705 .firmware_version = 0,
706 .identity = DRV_NAME,
707 };
708
709 switch (cmd) {
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100710 case WDIOC_GETSUPPORT:
711 return copy_to_user(argp, &ident, sizeof(ident)) ? -EFAULT : 0;
712 case WDIOC_GETSTATUS:
713 case WDIOC_GETBOOTSTATUS:
714 return put_user(0, p);
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200715
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100716 case WDIOC_SETOPTIONS:
717 {
718 if (get_user(new_options, p))
719 return -EFAULT;
720
721 if (new_options & WDIOS_DISABLECARD) {
722 iTCO_wdt_stop();
723 retval = 0;
724 }
725 if (new_options & WDIOS_ENABLECARD) {
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200726 iTCO_wdt_keepalive();
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100727 iTCO_wdt_start();
728 retval = 0;
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200729 }
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100730 return retval;
731 }
Wim Van Sebroeck0c060902008-07-18 11:41:17 +0000732 case WDIOC_KEEPALIVE:
733 iTCO_wdt_keepalive();
734 return 0;
735
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100736 case WDIOC_SETTIMEOUT:
737 {
738 if (get_user(new_heartbeat, p))
739 return -EFAULT;
740 if (iTCO_wdt_set_heartbeat(new_heartbeat))
741 return -EINVAL;
742 iTCO_wdt_keepalive();
743 /* Fall */
744 }
745 case WDIOC_GETTIMEOUT:
746 return put_user(heartbeat, p);
747 case WDIOC_GETTIMELEFT:
748 {
749 int time_left;
750 if (iTCO_wdt_get_timeleft(&time_left))
751 return -EINVAL;
752 return put_user(time_left, p);
753 }
754 default:
755 return -ENOTTY;
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200756 }
757}
758
759/*
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200760 * Kernel Interfaces
761 */
762
Arjan van de Ven2b8693c2007-02-12 00:55:32 -0800763static const struct file_operations iTCO_wdt_fops = {
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100764 .owner = THIS_MODULE,
765 .llseek = no_llseek,
766 .write = iTCO_wdt_write,
767 .unlocked_ioctl = iTCO_wdt_ioctl,
768 .open = iTCO_wdt_open,
769 .release = iTCO_wdt_release,
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200770};
771
772static struct miscdevice iTCO_wdt_miscdev = {
773 .minor = WATCHDOG_MINOR,
774 .name = "watchdog",
775 .fops = &iTCO_wdt_fops,
776};
777
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200778/*
779 * Init & exit routines
780 */
781
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100782static int __devinit iTCO_wdt_init(struct pci_dev *pdev,
783 const struct pci_device_id *ent, struct platform_device *dev)
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200784{
785 int ret;
786 u32 base_address;
787 unsigned long RCBA;
Wim Van Sebroeck12d60e22009-01-28 20:51:04 +0000788 unsigned long val32;
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200789
790 /*
791 * Find the ACPI/PM base I/O address which is the base
792 * for the TCO registers (TCOBASE=ACPIBASE + 0x60)
793 * ACPIBASE is bits [15:7] from 0x40-0x43
794 */
795 pci_read_config_dword(pdev, 0x40, &base_address);
Wim Van Sebroeck0d4804b2007-05-11 18:59:24 +0000796 base_address &= 0x0000ff80;
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200797 if (base_address == 0x00000000) {
798 /* Something's wrong here, ACPIBASE has to be set */
Prarit Bhargava641912f2010-08-06 11:41:24 -0400799 printk(KERN_ERR PFX "failed to get TCOBASE address, "
800 "device disabled by hardware/BIOS\n");
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200801 return -ENODEV;
802 }
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100803 iTCO_wdt_private.iTCO_version =
804 iTCO_chipset_info[ent->driver_data].iTCO_version;
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200805 iTCO_wdt_private.ACPIBASE = base_address;
806 iTCO_wdt_private.pdev = pdev;
807
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100808 /* Get the Memory-Mapped GCS register, we need it for the
809 NO_REBOOT flag (TCO v2). To get access to it you have to
810 read RCBA from PCI Config space 0xf0 and use it as base.
811 GCS = RCBA + ICH6_GCS(0x3410). */
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200812 if (iTCO_wdt_private.iTCO_version == 2) {
813 pci_read_config_dword(pdev, 0xf0, &base_address);
Denis V. Lunevde8cd9a2009-06-05 15:13:08 +0400814 if ((base_address & 1) == 0) {
Prarit Bhargava641912f2010-08-06 11:41:24 -0400815 printk(KERN_ERR PFX "RCBA is disabled by hardware"
816 "/BIOS, device disabled\n");
Denis V. Lunevde8cd9a2009-06-05 15:13:08 +0400817 ret = -ENODEV;
818 goto out;
819 }
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200820 RCBA = base_address & 0xffffc000;
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100821 iTCO_wdt_private.gcs = ioremap((RCBA + 0x3410), 4);
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200822 }
823
824 /* Check chipset's NO_REBOOT bit */
Wim Van Sebroecke0333512006-11-12 18:05:09 +0100825 if (iTCO_wdt_unset_NO_REBOOT_bit() && iTCO_vendor_check_noreboot_on()) {
Naga Chumbalkarec269852010-02-09 00:42:02 +0100826 printk(KERN_INFO PFX "unable to reset NO_REBOOT flag, "
Prarit Bhargava641912f2010-08-06 11:41:24 -0400827 "device disabled by hardware/BIOS\n");
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200828 ret = -ENODEV; /* Cannot reset NO_REBOOT bit */
Denis V. Lunevde8cd9a2009-06-05 15:13:08 +0400829 goto out_unmap;
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200830 }
831
832 /* Set the NO_REBOOT bit to prevent later reboots, just for sure */
833 iTCO_wdt_set_NO_REBOOT_bit();
834
Wim Van Sebroeck7cd5b082008-11-19 19:39:58 +0000835 /* The TCO logic uses the TCO_EN bit in the SMI_EN register */
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200836 if (!request_region(SMI_EN, 4, "iTCO_wdt")) {
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100837 printk(KERN_ERR PFX
Prarit Bhargava641912f2010-08-06 11:41:24 -0400838 "I/O address 0x%04lx already in use, "
839 "device disabled\n", SMI_EN);
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200840 ret = -EIO;
Denis V. Lunevde8cd9a2009-06-05 15:13:08 +0400841 goto out_unmap;
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200842 }
Wim Van Sebroeck12d60e22009-01-28 20:51:04 +0000843 /* Bit 13: TCO_EN -> 0 = Disables TCO logic generating an SMI# */
844 val32 = inl(SMI_EN);
845 val32 &= 0xffffdfff; /* Turn off SMI clearing watchdog */
846 outl(val32, SMI_EN);
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200847
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100848 /* The TCO I/O registers reside in a 32-byte range pointed to
849 by the TCOBASE value */
850 if (!request_region(TCOBASE, 0x20, "iTCO_wdt")) {
Prarit Bhargava641912f2010-08-06 11:41:24 -0400851 printk(KERN_ERR PFX "I/O address 0x%04lx already in use "
852 "device disabled\n", TCOBASE);
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200853 ret = -EIO;
Wim Van Sebroeck7cd5b082008-11-19 19:39:58 +0000854 goto unreg_smi_en;
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200855 }
856
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100857 printk(KERN_INFO PFX
858 "Found a %s TCO device (Version=%d, TCOBASE=0x%04lx)\n",
859 iTCO_chipset_info[ent->driver_data].name,
860 iTCO_chipset_info[ent->driver_data].iTCO_version,
861 TCOBASE);
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200862
863 /* Clear out the (probably old) status */
Pádraig Brady7e6811d2010-04-19 13:38:25 +0100864 outw(0x0008, TCO1_STS); /* Clear the Time Out Status bit */
865 outw(0x0002, TCO2_STS); /* Clear SECOND_TO_STS bit */
866 outw(0x0004, TCO2_STS); /* Clear BOOT_STS bit */
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200867
868 /* Make sure the watchdog is not running */
869 iTCO_wdt_stop();
870
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100871 /* Check that the heartbeat value is within it's range;
872 if not reset to the default */
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200873 if (iTCO_wdt_set_heartbeat(heartbeat)) {
874 iTCO_wdt_set_heartbeat(WATCHDOG_HEARTBEAT);
Wim Van Sebroeck143a2e52009-03-18 08:35:09 +0000875 printk(KERN_INFO PFX
Pádraig Brady7e6811d2010-04-19 13:38:25 +0100876 "timeout value out of range, using %d\n", heartbeat);
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200877 }
878
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200879 ret = misc_register(&iTCO_wdt_miscdev);
880 if (ret != 0) {
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100881 printk(KERN_ERR PFX
882 "cannot register miscdev on minor=%d (err=%d)\n",
883 WATCHDOG_MINOR, ret);
Wim Van Sebroeck1bef84b2006-08-05 20:59:01 +0200884 goto unreg_region;
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200885 }
886
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100887 printk(KERN_INFO PFX "initialized. heartbeat=%d sec (nowayout=%d)\n",
888 heartbeat, nowayout);
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200889
890 return 0;
891
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200892unreg_region:
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100893 release_region(TCOBASE, 0x20);
Wim Van Sebroeck7cd5b082008-11-19 19:39:58 +0000894unreg_smi_en:
895 release_region(SMI_EN, 4);
Denis V. Lunevde8cd9a2009-06-05 15:13:08 +0400896out_unmap:
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200897 if (iTCO_wdt_private.iTCO_version == 2)
898 iounmap(iTCO_wdt_private.gcs);
Denis V. Lunevde8cd9a2009-06-05 15:13:08 +0400899out:
Wim Van Sebroeck1bef84b2006-08-05 20:59:01 +0200900 iTCO_wdt_private.ACPIBASE = 0;
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200901 return ret;
902}
903
Wim Van Sebroeck08113e32007-08-31 08:15:34 +0000904static void __devexit iTCO_wdt_cleanup(void)
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200905{
906 /* Stop the timer before we leave */
907 if (!nowayout)
908 iTCO_wdt_stop();
909
910 /* Deregister */
911 misc_deregister(&iTCO_wdt_miscdev);
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200912 release_region(TCOBASE, 0x20);
Wim Van Sebroeck7cd5b082008-11-19 19:39:58 +0000913 release_region(SMI_EN, 4);
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200914 if (iTCO_wdt_private.iTCO_version == 2)
915 iounmap(iTCO_wdt_private.gcs);
Wim Van Sebroeck4802c652006-07-19 22:39:13 +0200916 pci_dev_put(iTCO_wdt_private.pdev);
Wim Van Sebroeck1bef84b2006-08-05 20:59:01 +0200917 iTCO_wdt_private.ACPIBASE = 0;
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200918}
919
Wim Van Sebroeck08113e32007-08-31 08:15:34 +0000920static int __devinit iTCO_wdt_probe(struct platform_device *dev)
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200921{
Naga Chumbalkarec269852010-02-09 00:42:02 +0100922 int ret = -ENODEV;
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200923 int found = 0;
924 struct pci_dev *pdev = NULL;
925 const struct pci_device_id *ent;
926
927 spin_lock_init(&iTCO_wdt_private.io_lock);
928
929 for_each_pci_dev(pdev) {
930 ent = pci_match_id(iTCO_wdt_pci_tbl, pdev);
931 if (ent) {
Naga Chumbalkarec269852010-02-09 00:42:02 +0100932 found++;
933 ret = iTCO_wdt_init(pdev, ent, dev);
934 if (!ret)
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200935 break;
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200936 }
937 }
938
Naga Chumbalkarec269852010-02-09 00:42:02 +0100939 if (!found)
Prarit Bhargava641912f2010-08-06 11:41:24 -0400940 printk(KERN_INFO PFX "No device detected.\n");
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200941
Naga Chumbalkarec269852010-02-09 00:42:02 +0100942 return ret;
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200943}
944
Wim Van Sebroeck08113e32007-08-31 08:15:34 +0000945static int __devexit iTCO_wdt_remove(struct platform_device *dev)
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +0200946{
947 if (iTCO_wdt_private.ACPIBASE)
948 iTCO_wdt_cleanup();
949
Wim Van Sebroeck3836cc02006-06-30 08:44:53 +0200950 return 0;
951}
952
953static void iTCO_wdt_shutdown(struct platform_device *dev)
954{
955 iTCO_wdt_stop();
956}
957
958#define iTCO_wdt_suspend NULL
959#define iTCO_wdt_resume NULL
960
961static struct platform_driver iTCO_wdt_driver = {
962 .probe = iTCO_wdt_probe,
Wim Van Sebroeck08113e32007-08-31 08:15:34 +0000963 .remove = __devexit_p(iTCO_wdt_remove),
Wim Van Sebroeck3836cc02006-06-30 08:44:53 +0200964 .shutdown = iTCO_wdt_shutdown,
965 .suspend = iTCO_wdt_suspend,
966 .resume = iTCO_wdt_resume,
967 .driver = {
968 .owner = THIS_MODULE,
969 .name = DRV_NAME,
970 },
971};
972
973static int __init iTCO_wdt_init_module(void)
974{
975 int err;
976
Wim Van Sebroeck7cd5b082008-11-19 19:39:58 +0000977 printk(KERN_INFO PFX "Intel TCO WatchDog Timer Driver v%s\n",
978 DRV_VERSION);
Wim Van Sebroeck3836cc02006-06-30 08:44:53 +0200979
980 err = platform_driver_register(&iTCO_wdt_driver);
981 if (err)
982 return err;
983
Alan Cox0e6fa3f2008-05-19 14:06:25 +0100984 iTCO_wdt_platform_device = platform_device_register_simple(DRV_NAME,
985 -1, NULL, 0);
Wim Van Sebroeck3836cc02006-06-30 08:44:53 +0200986 if (IS_ERR(iTCO_wdt_platform_device)) {
987 err = PTR_ERR(iTCO_wdt_platform_device);
988 goto unreg_platform_driver;
989 }
990
991 return 0;
992
993unreg_platform_driver:
994 platform_driver_unregister(&iTCO_wdt_driver);
995 return err;
996}
997
998static void __exit iTCO_wdt_cleanup_module(void)
999{
1000 platform_device_unregister(iTCO_wdt_platform_device);
1001 platform_driver_unregister(&iTCO_wdt_driver);
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +02001002 printk(KERN_INFO PFX "Watchdog Module Unloaded.\n");
1003}
1004
1005module_init(iTCO_wdt_init_module);
1006module_exit(iTCO_wdt_cleanup_module);
1007
1008MODULE_AUTHOR("Wim Van Sebroeck <wim@iguana.be>");
1009MODULE_DESCRIPTION("Intel TCO WatchDog Timer Driver");
Wim Van Sebroeck3836cc02006-06-30 08:44:53 +02001010MODULE_VERSION(DRV_VERSION);
Wim Van Sebroeck9e0ea342006-05-21 14:37:44 +02001011MODULE_LICENSE("GPL");
1012MODULE_ALIAS_MISCDEV(WATCHDOG_MINOR);