blob: d4a851c6b5bf17f4da0b8326275a82c458c97983 [file] [log] [blame]
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -08001/*
2 * driver/mfd/asic3.c
3 *
4 * Compaq ASIC3 support.
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 *
10 * Copyright 2001 Compaq Computer Corporation.
11 * Copyright 2004-2005 Phil Blundell
Samuel Ortiz6f2384c2008-06-20 11:02:19 +020012 * Copyright 2007-2008 OpenedHand Ltd.
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -080013 *
14 * Authors: Phil Blundell <pb@handhelds.org>,
15 * Samuel Ortiz <sameo@openedhand.com>
16 *
17 */
18
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -080019#include <linux/kernel.h>
Philipp Zabel9461f652009-06-15 12:10:24 +020020#include <linux/delay.h>
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -080021#include <linux/irq.h>
Samuel Ortiz6f2384c2008-06-20 11:02:19 +020022#include <linux/gpio.h>
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -080023#include <linux/io.h>
Tejun Heo5a0e3ad2010-03-24 17:04:11 +090024#include <linux/slab.h>
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -080025#include <linux/spinlock.h>
26#include <linux/platform_device.h>
27
28#include <linux/mfd/asic3.h>
Philipp Zabel9461f652009-06-15 12:10:24 +020029#include <linux/mfd/core.h>
30#include <linux/mfd/ds1wm.h>
Philipp Zabel09f05ce2009-06-15 12:10:25 +020031#include <linux/mfd/tmio.h>
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -080032
Philipp Zabele956a2a2009-06-05 18:31:02 +020033enum {
34 ASIC3_CLOCK_SPI,
35 ASIC3_CLOCK_OWM,
36 ASIC3_CLOCK_PWM0,
37 ASIC3_CLOCK_PWM1,
38 ASIC3_CLOCK_LED0,
39 ASIC3_CLOCK_LED1,
40 ASIC3_CLOCK_LED2,
41 ASIC3_CLOCK_SD_HOST,
42 ASIC3_CLOCK_SD_BUS,
43 ASIC3_CLOCK_SMBUS,
44 ASIC3_CLOCK_EX0,
45 ASIC3_CLOCK_EX1,
46};
47
48struct asic3_clk {
49 int enabled;
50 unsigned int cdex;
51 unsigned long rate;
52};
53
54#define INIT_CDEX(_name, _rate) \
55 [ASIC3_CLOCK_##_name] = { \
56 .cdex = CLOCK_CDEX_##_name, \
57 .rate = _rate, \
58 }
59
Mark Brown59f2ad22010-12-11 12:59:35 +000060static struct asic3_clk asic3_clk_init[] __initdata = {
Philipp Zabele956a2a2009-06-05 18:31:02 +020061 INIT_CDEX(SPI, 0),
62 INIT_CDEX(OWM, 5000000),
63 INIT_CDEX(PWM0, 0),
64 INIT_CDEX(PWM1, 0),
65 INIT_CDEX(LED0, 0),
66 INIT_CDEX(LED1, 0),
67 INIT_CDEX(LED2, 0),
68 INIT_CDEX(SD_HOST, 24576000),
69 INIT_CDEX(SD_BUS, 12288000),
70 INIT_CDEX(SMBUS, 0),
71 INIT_CDEX(EX0, 32768),
72 INIT_CDEX(EX1, 24576000),
73};
74
Samuel Ortiz6f2384c2008-06-20 11:02:19 +020075struct asic3 {
76 void __iomem *mapping;
77 unsigned int bus_shift;
78 unsigned int irq_nr;
79 unsigned int irq_base;
80 spinlock_t lock;
81 u16 irq_bothedge[4];
82 struct gpio_chip gpio;
83 struct device *dev;
Ian Molton64e88672010-01-06 13:51:48 +010084 void __iomem *tmio_cnf;
Philipp Zabele956a2a2009-06-05 18:31:02 +020085
86 struct asic3_clk clocks[ARRAY_SIZE(asic3_clk_init)];
Samuel Ortiz6f2384c2008-06-20 11:02:19 +020087};
88
89static int asic3_gpio_get(struct gpio_chip *chip, unsigned offset);
90
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -080091static inline void asic3_write_register(struct asic3 *asic,
92 unsigned int reg, u32 value)
93{
Al Virob32661e2008-03-29 03:10:58 +000094 iowrite16(value, asic->mapping +
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -080095 (reg >> asic->bus_shift));
96}
97
98static inline u32 asic3_read_register(struct asic3 *asic,
99 unsigned int reg)
100{
Al Virob32661e2008-03-29 03:10:58 +0000101 return ioread16(asic->mapping +
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800102 (reg >> asic->bus_shift));
103}
104
Mark Brown59f2ad22010-12-11 12:59:35 +0000105static void asic3_set_register(struct asic3 *asic, u32 reg, u32 bits, bool set)
Philipp Zabel6483c1b2009-06-05 18:31:01 +0200106{
107 unsigned long flags;
108 u32 val;
109
110 spin_lock_irqsave(&asic->lock, flags);
111 val = asic3_read_register(asic, reg);
112 if (set)
113 val |= bits;
114 else
115 val &= ~bits;
116 asic3_write_register(asic, reg, val);
117 spin_unlock_irqrestore(&asic->lock, flags);
118}
119
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800120/* IRQs */
121#define MAX_ASIC_ISR_LOOPS 20
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200122#define ASIC3_GPIO_BASE_INCR \
123 (ASIC3_GPIO_B_BASE - ASIC3_GPIO_A_BASE)
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800124
125static void asic3_irq_flip_edge(struct asic3 *asic,
126 u32 base, int bit)
127{
128 u16 edge;
129 unsigned long flags;
130
131 spin_lock_irqsave(&asic->lock, flags);
132 edge = asic3_read_register(asic,
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200133 base + ASIC3_GPIO_EDGE_TRIGGER);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800134 edge ^= bit;
135 asic3_write_register(asic,
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200136 base + ASIC3_GPIO_EDGE_TRIGGER, edge);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800137 spin_unlock_irqrestore(&asic->lock, flags);
138}
139
140static void asic3_irq_demux(unsigned int irq, struct irq_desc *desc)
141{
Thomas Gleixner52a7d602011-03-25 11:12:26 +0000142 struct asic3 *asic = irq_desc_get_handler_data(desc);
143 struct irq_data *data = irq_desc_get_irq_data(desc);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800144 int iter, i;
145 unsigned long flags;
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800146
Thomas Gleixner52a7d602011-03-25 11:12:26 +0000147 data->chip->irq_ack(irq_data);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800148
149 for (iter = 0 ; iter < MAX_ASIC_ISR_LOOPS; iter++) {
150 u32 status;
151 int bank;
152
153 spin_lock_irqsave(&asic->lock, flags);
154 status = asic3_read_register(asic,
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200155 ASIC3_OFFSET(INTR, P_INT_STAT));
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800156 spin_unlock_irqrestore(&asic->lock, flags);
157
158 /* Check all ten register bits */
159 if ((status & 0x3ff) == 0)
160 break;
161
162 /* Handle GPIO IRQs */
163 for (bank = 0; bank < ASIC3_NUM_GPIO_BANKS; bank++) {
164 if (status & (1 << bank)) {
165 unsigned long base, istat;
166
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200167 base = ASIC3_GPIO_A_BASE
168 + bank * ASIC3_GPIO_BASE_INCR;
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800169
170 spin_lock_irqsave(&asic->lock, flags);
171 istat = asic3_read_register(asic,
172 base +
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200173 ASIC3_GPIO_INT_STATUS);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800174 /* Clearing IntStatus */
175 asic3_write_register(asic,
176 base +
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200177 ASIC3_GPIO_INT_STATUS, 0);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800178 spin_unlock_irqrestore(&asic->lock, flags);
179
180 for (i = 0; i < ASIC3_GPIOS_PER_BANK; i++) {
181 int bit = (1 << i);
182 unsigned int irqnr;
183
184 if (!(istat & bit))
185 continue;
186
187 irqnr = asic->irq_base +
188 (ASIC3_GPIOS_PER_BANK * bank)
189 + i;
Thomas Gleixner52a7d602011-03-25 11:12:26 +0000190 generic_handle_irq(irqnr);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800191 if (asic->irq_bothedge[bank] & bit)
192 asic3_irq_flip_edge(asic, base,
193 bit);
194 }
195 }
196 }
197
198 /* Handle remaining IRQs in the status register */
199 for (i = ASIC3_NUM_GPIOS; i < ASIC3_NR_IRQS; i++) {
200 /* They start at bit 4 and go up */
Thomas Gleixner52a7d602011-03-25 11:12:26 +0000201 if (status & (1 << (i - ASIC3_NUM_GPIOS + 4)))
202 generic_handle_irq(asic->irq_base + i);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800203 }
204 }
205
206 if (iter >= MAX_ASIC_ISR_LOOPS)
Samuel Ortiz24f4f2e2008-06-20 11:11:19 +0200207 dev_err(asic->dev, "interrupt processing overrun\n");
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800208}
209
210static inline int asic3_irq_to_bank(struct asic3 *asic, int irq)
211{
212 int n;
213
214 n = (irq - asic->irq_base) >> 4;
215
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200216 return (n * (ASIC3_GPIO_B_BASE - ASIC3_GPIO_A_BASE));
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800217}
218
219static inline int asic3_irq_to_index(struct asic3 *asic, int irq)
220{
221 return (irq - asic->irq_base) & 0xf;
222}
223
Mark Brown0f76aae2010-12-11 13:08:57 +0000224static void asic3_mask_gpio_irq(struct irq_data *data)
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800225{
Mark Brown0f76aae2010-12-11 13:08:57 +0000226 struct asic3 *asic = irq_data_get_irq_chip_data(data);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800227 u32 val, bank, index;
228 unsigned long flags;
229
Mark Brown0f76aae2010-12-11 13:08:57 +0000230 bank = asic3_irq_to_bank(asic, data->irq);
231 index = asic3_irq_to_index(asic, data->irq);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800232
233 spin_lock_irqsave(&asic->lock, flags);
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200234 val = asic3_read_register(asic, bank + ASIC3_GPIO_MASK);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800235 val |= 1 << index;
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200236 asic3_write_register(asic, bank + ASIC3_GPIO_MASK, val);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800237 spin_unlock_irqrestore(&asic->lock, flags);
238}
239
Mark Brown0f76aae2010-12-11 13:08:57 +0000240static void asic3_mask_irq(struct irq_data *data)
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800241{
Mark Brown0f76aae2010-12-11 13:08:57 +0000242 struct asic3 *asic = irq_data_get_irq_chip_data(data);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800243 int regval;
244 unsigned long flags;
245
246 spin_lock_irqsave(&asic->lock, flags);
247 regval = asic3_read_register(asic,
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200248 ASIC3_INTR_BASE +
249 ASIC3_INTR_INT_MASK);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800250
251 regval &= ~(ASIC3_INTMASK_MASK0 <<
Mark Brown0f76aae2010-12-11 13:08:57 +0000252 (data->irq - (asic->irq_base + ASIC3_NUM_GPIOS)));
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800253
254 asic3_write_register(asic,
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200255 ASIC3_INTR_BASE +
256 ASIC3_INTR_INT_MASK,
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800257 regval);
258 spin_unlock_irqrestore(&asic->lock, flags);
259}
260
Mark Brown0f76aae2010-12-11 13:08:57 +0000261static void asic3_unmask_gpio_irq(struct irq_data *data)
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800262{
Mark Brown0f76aae2010-12-11 13:08:57 +0000263 struct asic3 *asic = irq_data_get_irq_chip_data(data);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800264 u32 val, bank, index;
265 unsigned long flags;
266
Mark Brown0f76aae2010-12-11 13:08:57 +0000267 bank = asic3_irq_to_bank(asic, data->irq);
268 index = asic3_irq_to_index(asic, data->irq);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800269
270 spin_lock_irqsave(&asic->lock, flags);
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200271 val = asic3_read_register(asic, bank + ASIC3_GPIO_MASK);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800272 val &= ~(1 << index);
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200273 asic3_write_register(asic, bank + ASIC3_GPIO_MASK, val);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800274 spin_unlock_irqrestore(&asic->lock, flags);
275}
276
Mark Brown0f76aae2010-12-11 13:08:57 +0000277static void asic3_unmask_irq(struct irq_data *data)
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800278{
Mark Brown0f76aae2010-12-11 13:08:57 +0000279 struct asic3 *asic = irq_data_get_irq_chip_data(data);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800280 int regval;
281 unsigned long flags;
282
283 spin_lock_irqsave(&asic->lock, flags);
284 regval = asic3_read_register(asic,
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200285 ASIC3_INTR_BASE +
286 ASIC3_INTR_INT_MASK);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800287
288 regval |= (ASIC3_INTMASK_MASK0 <<
Mark Brown0f76aae2010-12-11 13:08:57 +0000289 (data->irq - (asic->irq_base + ASIC3_NUM_GPIOS)));
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800290
291 asic3_write_register(asic,
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200292 ASIC3_INTR_BASE +
293 ASIC3_INTR_INT_MASK,
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800294 regval);
295 spin_unlock_irqrestore(&asic->lock, flags);
296}
297
Mark Brown0f76aae2010-12-11 13:08:57 +0000298static int asic3_gpio_irq_type(struct irq_data *data, unsigned int type)
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800299{
Mark Brown0f76aae2010-12-11 13:08:57 +0000300 struct asic3 *asic = irq_data_get_irq_chip_data(data);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800301 u32 bank, index;
302 u16 trigger, level, edge, bit;
303 unsigned long flags;
304
Mark Brown0f76aae2010-12-11 13:08:57 +0000305 bank = asic3_irq_to_bank(asic, data->irq);
306 index = asic3_irq_to_index(asic, data->irq);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800307 bit = 1<<index;
308
309 spin_lock_irqsave(&asic->lock, flags);
310 level = asic3_read_register(asic,
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200311 bank + ASIC3_GPIO_LEVEL_TRIGGER);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800312 edge = asic3_read_register(asic,
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200313 bank + ASIC3_GPIO_EDGE_TRIGGER);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800314 trigger = asic3_read_register(asic,
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200315 bank + ASIC3_GPIO_TRIGGER_TYPE);
Mark Brown0f76aae2010-12-11 13:08:57 +0000316 asic->irq_bothedge[(data->irq - asic->irq_base) >> 4] &= ~bit;
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800317
Dmitry Baryshkov6cab4862008-07-27 04:23:31 +0100318 if (type == IRQ_TYPE_EDGE_RISING) {
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800319 trigger |= bit;
320 edge |= bit;
Dmitry Baryshkov6cab4862008-07-27 04:23:31 +0100321 } else if (type == IRQ_TYPE_EDGE_FALLING) {
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800322 trigger |= bit;
323 edge &= ~bit;
Dmitry Baryshkov6cab4862008-07-27 04:23:31 +0100324 } else if (type == IRQ_TYPE_EDGE_BOTH) {
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800325 trigger |= bit;
Mark Brown0f76aae2010-12-11 13:08:57 +0000326 if (asic3_gpio_get(&asic->gpio, data->irq - asic->irq_base))
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800327 edge &= ~bit;
328 else
329 edge |= bit;
Mark Brown0f76aae2010-12-11 13:08:57 +0000330 asic->irq_bothedge[(data->irq - asic->irq_base) >> 4] |= bit;
Dmitry Baryshkov6cab4862008-07-27 04:23:31 +0100331 } else if (type == IRQ_TYPE_LEVEL_LOW) {
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800332 trigger &= ~bit;
333 level &= ~bit;
Dmitry Baryshkov6cab4862008-07-27 04:23:31 +0100334 } else if (type == IRQ_TYPE_LEVEL_HIGH) {
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800335 trigger &= ~bit;
336 level |= bit;
337 } else {
338 /*
Dmitry Baryshkov6cab4862008-07-27 04:23:31 +0100339 * if type == IRQ_TYPE_NONE, we should mask interrupts, but
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800340 * be careful to not unmask them if mask was also called.
341 * Probably need internal state for mask.
342 */
Samuel Ortiz24f4f2e2008-06-20 11:11:19 +0200343 dev_notice(asic->dev, "irq type not changed\n");
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800344 }
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200345 asic3_write_register(asic, bank + ASIC3_GPIO_LEVEL_TRIGGER,
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800346 level);
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200347 asic3_write_register(asic, bank + ASIC3_GPIO_EDGE_TRIGGER,
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800348 edge);
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200349 asic3_write_register(asic, bank + ASIC3_GPIO_TRIGGER_TYPE,
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800350 trigger);
351 spin_unlock_irqrestore(&asic->lock, flags);
352 return 0;
353}
354
355static struct irq_chip asic3_gpio_irq_chip = {
356 .name = "ASIC3-GPIO",
Mark Brown0f76aae2010-12-11 13:08:57 +0000357 .irq_ack = asic3_mask_gpio_irq,
358 .irq_mask = asic3_mask_gpio_irq,
359 .irq_unmask = asic3_unmask_gpio_irq,
360 .irq_set_type = asic3_gpio_irq_type,
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800361};
362
363static struct irq_chip asic3_irq_chip = {
364 .name = "ASIC3",
Mark Brown0f76aae2010-12-11 13:08:57 +0000365 .irq_ack = asic3_mask_irq,
366 .irq_mask = asic3_mask_irq,
367 .irq_unmask = asic3_unmask_irq,
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800368};
369
Philipp Zabel065032f2008-06-21 00:51:38 +0200370static int __init asic3_irq_probe(struct platform_device *pdev)
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800371{
372 struct asic3 *asic = platform_get_drvdata(pdev);
373 unsigned long clksel = 0;
374 unsigned int irq, irq_base;
Roel Kluinc491b2f2008-07-25 19:44:41 -0700375 int ret;
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800376
Roel Kluinc491b2f2008-07-25 19:44:41 -0700377 ret = platform_get_irq(pdev, 0);
378 if (ret < 0)
379 return ret;
380 asic->irq_nr = ret;
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800381
382 /* turn on clock to IRQ controller */
383 clksel |= CLOCK_SEL_CX;
384 asic3_write_register(asic, ASIC3_OFFSET(CLOCK, SEL),
385 clksel);
386
387 irq_base = asic->irq_base;
388
389 for (irq = irq_base; irq < irq_base + ASIC3_NR_IRQS; irq++) {
390 if (irq < asic->irq_base + ASIC3_NUM_GPIOS)
Thomas Gleixnerd5bb1222011-03-25 11:12:32 +0000391 irq_set_chip(irq, &asic3_gpio_irq_chip);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800392 else
Thomas Gleixnerd5bb1222011-03-25 11:12:32 +0000393 irq_set_chip(irq, &asic3_irq_chip);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800394
Thomas Gleixnerd5bb1222011-03-25 11:12:32 +0000395 irq_set_chip_data(irq, asic);
396 irq_set_handler(irq, handle_level_irq);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800397 set_irq_flags(irq, IRQF_VALID | IRQF_PROBE);
398 }
399
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200400 asic3_write_register(asic, ASIC3_OFFSET(INTR, INT_MASK),
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800401 ASIC3_INTMASK_GINTMASK);
402
Thomas Gleixnerd5bb1222011-03-25 11:12:32 +0000403 irq_set_chained_handler(asic->irq_nr, asic3_irq_demux);
404 irq_set_irq_type(asic->irq_nr, IRQ_TYPE_EDGE_RISING);
405 irq_set_handler_data(asic->irq_nr, asic);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800406
407 return 0;
408}
409
410static void asic3_irq_remove(struct platform_device *pdev)
411{
412 struct asic3 *asic = platform_get_drvdata(pdev);
413 unsigned int irq, irq_base;
414
415 irq_base = asic->irq_base;
416
417 for (irq = irq_base; irq < irq_base + ASIC3_NR_IRQS; irq++) {
418 set_irq_flags(irq, 0);
Thomas Gleixnerd6f7ce9f2011-03-25 11:12:35 +0000419 irq_set_chip_and_handler(irq, NULL, NULL);
Thomas Gleixnerd5bb1222011-03-25 11:12:32 +0000420 irq_set_chip_data(irq, NULL);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800421 }
Thomas Gleixnerd5bb1222011-03-25 11:12:32 +0000422 irq_set_chained_handler(asic->irq_nr, NULL);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800423}
424
425/* GPIOs */
Samuel Ortiz6f2384c2008-06-20 11:02:19 +0200426static int asic3_gpio_direction(struct gpio_chip *chip,
427 unsigned offset, int out)
428{
429 u32 mask = ASIC3_GPIO_TO_MASK(offset), out_reg;
430 unsigned int gpio_base;
431 unsigned long flags;
432 struct asic3 *asic;
433
434 asic = container_of(chip, struct asic3, gpio);
435 gpio_base = ASIC3_GPIO_TO_BASE(offset);
436
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200437 if (gpio_base > ASIC3_GPIO_D_BASE) {
Samuel Ortiz24f4f2e2008-06-20 11:11:19 +0200438 dev_err(asic->dev, "Invalid base (0x%x) for gpio %d\n",
439 gpio_base, offset);
Samuel Ortiz6f2384c2008-06-20 11:02:19 +0200440 return -EINVAL;
441 }
442
443 spin_lock_irqsave(&asic->lock, flags);
444
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200445 out_reg = asic3_read_register(asic, gpio_base + ASIC3_GPIO_DIRECTION);
Samuel Ortiz6f2384c2008-06-20 11:02:19 +0200446
447 /* Input is 0, Output is 1 */
448 if (out)
449 out_reg |= mask;
450 else
451 out_reg &= ~mask;
452
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200453 asic3_write_register(asic, gpio_base + ASIC3_GPIO_DIRECTION, out_reg);
Samuel Ortiz6f2384c2008-06-20 11:02:19 +0200454
455 spin_unlock_irqrestore(&asic->lock, flags);
456
457 return 0;
458
459}
460
461static int asic3_gpio_direction_input(struct gpio_chip *chip,
462 unsigned offset)
463{
464 return asic3_gpio_direction(chip, offset, 0);
465}
466
467static int asic3_gpio_direction_output(struct gpio_chip *chip,
468 unsigned offset, int value)
469{
470 return asic3_gpio_direction(chip, offset, 1);
471}
472
473static int asic3_gpio_get(struct gpio_chip *chip,
474 unsigned offset)
475{
476 unsigned int gpio_base;
477 u32 mask = ASIC3_GPIO_TO_MASK(offset);
478 struct asic3 *asic;
479
480 asic = container_of(chip, struct asic3, gpio);
481 gpio_base = ASIC3_GPIO_TO_BASE(offset);
482
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200483 if (gpio_base > ASIC3_GPIO_D_BASE) {
Samuel Ortiz24f4f2e2008-06-20 11:11:19 +0200484 dev_err(asic->dev, "Invalid base (0x%x) for gpio %d\n",
485 gpio_base, offset);
Samuel Ortiz6f2384c2008-06-20 11:02:19 +0200486 return -EINVAL;
487 }
488
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200489 return asic3_read_register(asic, gpio_base + ASIC3_GPIO_STATUS) & mask;
Samuel Ortiz6f2384c2008-06-20 11:02:19 +0200490}
491
492static void asic3_gpio_set(struct gpio_chip *chip,
493 unsigned offset, int value)
494{
495 u32 mask, out_reg;
496 unsigned int gpio_base;
497 unsigned long flags;
498 struct asic3 *asic;
499
500 asic = container_of(chip, struct asic3, gpio);
501 gpio_base = ASIC3_GPIO_TO_BASE(offset);
502
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200503 if (gpio_base > ASIC3_GPIO_D_BASE) {
Samuel Ortiz24f4f2e2008-06-20 11:11:19 +0200504 dev_err(asic->dev, "Invalid base (0x%x) for gpio %d\n",
505 gpio_base, offset);
Samuel Ortiz6f2384c2008-06-20 11:02:19 +0200506 return;
507 }
508
509 mask = ASIC3_GPIO_TO_MASK(offset);
510
511 spin_lock_irqsave(&asic->lock, flags);
512
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200513 out_reg = asic3_read_register(asic, gpio_base + ASIC3_GPIO_OUT);
Samuel Ortiz6f2384c2008-06-20 11:02:19 +0200514
515 if (value)
516 out_reg |= mask;
517 else
518 out_reg &= ~mask;
519
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200520 asic3_write_register(asic, gpio_base + ASIC3_GPIO_OUT, out_reg);
Samuel Ortiz6f2384c2008-06-20 11:02:19 +0200521
522 spin_unlock_irqrestore(&asic->lock, flags);
523
524 return;
525}
526
Philipp Zabel065032f2008-06-21 00:51:38 +0200527static __init int asic3_gpio_probe(struct platform_device *pdev,
528 u16 *gpio_config, int num)
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800529{
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800530 struct asic3 *asic = platform_get_drvdata(pdev);
Samuel Ortiz3b26bf12008-06-20 11:09:51 +0200531 u16 alt_reg[ASIC3_NUM_GPIO_BANKS];
532 u16 out_reg[ASIC3_NUM_GPIO_BANKS];
533 u16 dir_reg[ASIC3_NUM_GPIO_BANKS];
534 int i;
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800535
Russell King59f0cb02008-10-27 11:24:09 +0000536 memset(alt_reg, 0, ASIC3_NUM_GPIO_BANKS * sizeof(u16));
537 memset(out_reg, 0, ASIC3_NUM_GPIO_BANKS * sizeof(u16));
538 memset(dir_reg, 0, ASIC3_NUM_GPIO_BANKS * sizeof(u16));
Samuel Ortiz3b26bf12008-06-20 11:09:51 +0200539
540 /* Enable all GPIOs */
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200541 asic3_write_register(asic, ASIC3_GPIO_OFFSET(A, MASK), 0xffff);
542 asic3_write_register(asic, ASIC3_GPIO_OFFSET(B, MASK), 0xffff);
543 asic3_write_register(asic, ASIC3_GPIO_OFFSET(C, MASK), 0xffff);
544 asic3_write_register(asic, ASIC3_GPIO_OFFSET(D, MASK), 0xffff);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800545
Samuel Ortiz3b26bf12008-06-20 11:09:51 +0200546 for (i = 0; i < num; i++) {
547 u8 alt, pin, dir, init, bank_num, bit_num;
548 u16 config = gpio_config[i];
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800549
Samuel Ortiz3b26bf12008-06-20 11:09:51 +0200550 pin = ASIC3_CONFIG_GPIO_PIN(config);
551 alt = ASIC3_CONFIG_GPIO_ALT(config);
552 dir = ASIC3_CONFIG_GPIO_DIR(config);
553 init = ASIC3_CONFIG_GPIO_INIT(config);
554
555 bank_num = ASIC3_GPIO_TO_BANK(pin);
556 bit_num = ASIC3_GPIO_TO_BIT(pin);
557
558 alt_reg[bank_num] |= (alt << bit_num);
559 out_reg[bank_num] |= (init << bit_num);
560 dir_reg[bank_num] |= (dir << bit_num);
561 }
562
563 for (i = 0; i < ASIC3_NUM_GPIO_BANKS; i++) {
564 asic3_write_register(asic,
565 ASIC3_BANK_TO_BASE(i) +
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200566 ASIC3_GPIO_DIRECTION,
Samuel Ortiz3b26bf12008-06-20 11:09:51 +0200567 dir_reg[i]);
568 asic3_write_register(asic,
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200569 ASIC3_BANK_TO_BASE(i) + ASIC3_GPIO_OUT,
Samuel Ortiz3b26bf12008-06-20 11:09:51 +0200570 out_reg[i]);
571 asic3_write_register(asic,
572 ASIC3_BANK_TO_BASE(i) +
Samuel Ortiz3b8139f2008-06-20 11:12:21 +0200573 ASIC3_GPIO_ALT_FUNCTION,
Samuel Ortiz3b26bf12008-06-20 11:09:51 +0200574 alt_reg[i]);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800575 }
576
Samuel Ortiz6f2384c2008-06-20 11:02:19 +0200577 return gpiochip_add(&asic->gpio);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800578}
579
Samuel Ortiz6f2384c2008-06-20 11:02:19 +0200580static int asic3_gpio_remove(struct platform_device *pdev)
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800581{
Samuel Ortiz6f2384c2008-06-20 11:02:19 +0200582 struct asic3 *asic = platform_get_drvdata(pdev);
583
584 return gpiochip_remove(&asic->gpio);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800585}
586
Philipp Zabele956a2a2009-06-05 18:31:02 +0200587static int asic3_clk_enable(struct asic3 *asic, struct asic3_clk *clk)
588{
589 unsigned long flags;
590 u32 cdex;
591
592 spin_lock_irqsave(&asic->lock, flags);
593 if (clk->enabled++ == 0) {
594 cdex = asic3_read_register(asic, ASIC3_OFFSET(CLOCK, CDEX));
595 cdex |= clk->cdex;
596 asic3_write_register(asic, ASIC3_OFFSET(CLOCK, CDEX), cdex);
597 }
598 spin_unlock_irqrestore(&asic->lock, flags);
599
600 return 0;
601}
602
603static void asic3_clk_disable(struct asic3 *asic, struct asic3_clk *clk)
604{
605 unsigned long flags;
606 u32 cdex;
607
608 WARN_ON(clk->enabled == 0);
609
610 spin_lock_irqsave(&asic->lock, flags);
611 if (--clk->enabled == 0) {
612 cdex = asic3_read_register(asic, ASIC3_OFFSET(CLOCK, CDEX));
613 cdex &= ~clk->cdex;
614 asic3_write_register(asic, ASIC3_OFFSET(CLOCK, CDEX), cdex);
615 }
616 spin_unlock_irqrestore(&asic->lock, flags);
617}
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800618
Philipp Zabel9461f652009-06-15 12:10:24 +0200619/* MFD cells (SPI, PWM, LED, DS1WM, MMC) */
620static struct ds1wm_driver_data ds1wm_pdata = {
621 .active_high = 1,
622};
623
624static struct resource ds1wm_resources[] = {
625 {
626 .start = ASIC3_OWM_BASE,
627 .end = ASIC3_OWM_BASE + 0x13,
628 .flags = IORESOURCE_MEM,
629 },
630 {
631 .start = ASIC3_IRQ_OWM,
Mark Brownfe421422010-12-11 13:00:34 +0000632 .end = ASIC3_IRQ_OWM,
Philipp Zabel9461f652009-06-15 12:10:24 +0200633 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHEDGE,
634 },
635};
636
637static int ds1wm_enable(struct platform_device *pdev)
638{
639 struct asic3 *asic = dev_get_drvdata(pdev->dev.parent);
640
641 /* Turn on external clocks and the OWM clock */
642 asic3_clk_enable(asic, &asic->clocks[ASIC3_CLOCK_EX0]);
643 asic3_clk_enable(asic, &asic->clocks[ASIC3_CLOCK_EX1]);
644 asic3_clk_enable(asic, &asic->clocks[ASIC3_CLOCK_OWM]);
645 msleep(1);
646
647 /* Reset and enable DS1WM */
648 asic3_set_register(asic, ASIC3_OFFSET(EXTCF, RESET),
649 ASIC3_EXTCF_OWM_RESET, 1);
650 msleep(1);
651 asic3_set_register(asic, ASIC3_OFFSET(EXTCF, RESET),
652 ASIC3_EXTCF_OWM_RESET, 0);
653 msleep(1);
654 asic3_set_register(asic, ASIC3_OFFSET(EXTCF, SELECT),
655 ASIC3_EXTCF_OWM_EN, 1);
656 msleep(1);
657
658 return 0;
659}
660
661static int ds1wm_disable(struct platform_device *pdev)
662{
663 struct asic3 *asic = dev_get_drvdata(pdev->dev.parent);
664
665 asic3_set_register(asic, ASIC3_OFFSET(EXTCF, SELECT),
666 ASIC3_EXTCF_OWM_EN, 0);
667
668 asic3_clk_disable(asic, &asic->clocks[ASIC3_CLOCK_OWM]);
669 asic3_clk_disable(asic, &asic->clocks[ASIC3_CLOCK_EX0]);
670 asic3_clk_disable(asic, &asic->clocks[ASIC3_CLOCK_EX1]);
671
672 return 0;
673}
674
675static struct mfd_cell asic3_cell_ds1wm = {
676 .name = "ds1wm",
677 .enable = ds1wm_enable,
678 .disable = ds1wm_disable,
Andres Salomonfcd67972011-02-17 19:07:28 -0800679 .mfd_data = &ds1wm_pdata,
Philipp Zabel9461f652009-06-15 12:10:24 +0200680 .num_resources = ARRAY_SIZE(ds1wm_resources),
681 .resources = ds1wm_resources,
682};
683
Ian Molton64e88672010-01-06 13:51:48 +0100684static void asic3_mmc_pwr(struct platform_device *pdev, int state)
685{
686 struct asic3 *asic = dev_get_drvdata(pdev->dev.parent);
687
688 tmio_core_mmc_pwr(asic->tmio_cnf, 1 - asic->bus_shift, state);
689}
690
691static void asic3_mmc_clk_div(struct platform_device *pdev, int state)
692{
693 struct asic3 *asic = dev_get_drvdata(pdev->dev.parent);
694
695 tmio_core_mmc_clk_div(asic->tmio_cnf, 1 - asic->bus_shift, state);
696}
697
Philipp Zabel09f05ce2009-06-15 12:10:25 +0200698static struct tmio_mmc_data asic3_mmc_data = {
Ian Molton64e88672010-01-06 13:51:48 +0100699 .hclk = 24576000,
700 .set_pwr = asic3_mmc_pwr,
701 .set_clk_div = asic3_mmc_clk_div,
Philipp Zabel09f05ce2009-06-15 12:10:25 +0200702};
703
704static struct resource asic3_mmc_resources[] = {
705 {
706 .start = ASIC3_SD_CTRL_BASE,
707 .end = ASIC3_SD_CTRL_BASE + 0x3ff,
708 .flags = IORESOURCE_MEM,
709 },
710 {
Philipp Zabel09f05ce2009-06-15 12:10:25 +0200711 .start = 0,
712 .end = 0,
713 .flags = IORESOURCE_IRQ,
714 },
715};
716
717static int asic3_mmc_enable(struct platform_device *pdev)
718{
719 struct asic3 *asic = dev_get_drvdata(pdev->dev.parent);
720
721 /* Not sure if it must be done bit by bit, but leaving as-is */
722 asic3_set_register(asic, ASIC3_OFFSET(SDHWCTRL, SDCONF),
723 ASIC3_SDHWCTRL_LEVCD, 1);
724 asic3_set_register(asic, ASIC3_OFFSET(SDHWCTRL, SDCONF),
725 ASIC3_SDHWCTRL_LEVWP, 1);
726 asic3_set_register(asic, ASIC3_OFFSET(SDHWCTRL, SDCONF),
727 ASIC3_SDHWCTRL_SUSPEND, 0);
728 asic3_set_register(asic, ASIC3_OFFSET(SDHWCTRL, SDCONF),
729 ASIC3_SDHWCTRL_PCLR, 0);
730
731 asic3_clk_enable(asic, &asic->clocks[ASIC3_CLOCK_EX0]);
732 /* CLK32 used for card detection and for interruption detection
733 * when HCLK is stopped.
734 */
735 asic3_clk_enable(asic, &asic->clocks[ASIC3_CLOCK_EX1]);
736 msleep(1);
737
738 /* HCLK 24.576 MHz, BCLK 12.288 MHz: */
739 asic3_write_register(asic, ASIC3_OFFSET(CLOCK, SEL),
740 CLOCK_SEL_CX | CLOCK_SEL_SD_HCLK_SEL);
741
742 asic3_clk_enable(asic, &asic->clocks[ASIC3_CLOCK_SD_HOST]);
743 asic3_clk_enable(asic, &asic->clocks[ASIC3_CLOCK_SD_BUS]);
744 msleep(1);
745
746 asic3_set_register(asic, ASIC3_OFFSET(EXTCF, SELECT),
747 ASIC3_EXTCF_SD_MEM_ENABLE, 1);
748
749 /* Enable SD card slot 3.3V power supply */
750 asic3_set_register(asic, ASIC3_OFFSET(SDHWCTRL, SDCONF),
751 ASIC3_SDHWCTRL_SDPWR, 1);
752
Ian Molton64e88672010-01-06 13:51:48 +0100753 /* ASIC3_SD_CTRL_BASE assumes 32-bit addressing, TMIO is 16-bit */
754 tmio_core_mmc_enable(asic->tmio_cnf, 1 - asic->bus_shift,
755 ASIC3_SD_CTRL_BASE >> 1);
756
Philipp Zabel09f05ce2009-06-15 12:10:25 +0200757 return 0;
758}
759
760static int asic3_mmc_disable(struct platform_device *pdev)
761{
762 struct asic3 *asic = dev_get_drvdata(pdev->dev.parent);
763
764 /* Put in suspend mode */
765 asic3_set_register(asic, ASIC3_OFFSET(SDHWCTRL, SDCONF),
766 ASIC3_SDHWCTRL_SUSPEND, 1);
767
768 /* Disable clocks */
769 asic3_clk_disable(asic, &asic->clocks[ASIC3_CLOCK_SD_HOST]);
770 asic3_clk_disable(asic, &asic->clocks[ASIC3_CLOCK_SD_BUS]);
771 asic3_clk_disable(asic, &asic->clocks[ASIC3_CLOCK_EX0]);
772 asic3_clk_disable(asic, &asic->clocks[ASIC3_CLOCK_EX1]);
773 return 0;
774}
775
776static struct mfd_cell asic3_cell_mmc = {
777 .name = "tmio-mmc",
778 .enable = asic3_mmc_enable,
779 .disable = asic3_mmc_disable,
Andres Salomon4f95bf42011-02-17 19:07:29 -0800780 .mfd_data = &asic3_mmc_data,
Philipp Zabel09f05ce2009-06-15 12:10:25 +0200781 .num_resources = ARRAY_SIZE(asic3_mmc_resources),
782 .resources = asic3_mmc_resources,
783};
784
Philipp Zabel9461f652009-06-15 12:10:24 +0200785static int __init asic3_mfd_probe(struct platform_device *pdev,
786 struct resource *mem)
787{
788 struct asic3 *asic = platform_get_drvdata(pdev);
Philipp Zabel09f05ce2009-06-15 12:10:25 +0200789 struct resource *mem_sdio;
790 int irq, ret;
791
792 mem_sdio = platform_get_resource(pdev, IORESOURCE_MEM, 1);
793 if (!mem_sdio)
794 dev_dbg(asic->dev, "no SDIO MEM resource\n");
795
796 irq = platform_get_irq(pdev, 1);
797 if (irq < 0)
798 dev_dbg(asic->dev, "no SDIO IRQ resource\n");
Philipp Zabel9461f652009-06-15 12:10:24 +0200799
800 /* DS1WM */
801 asic3_set_register(asic, ASIC3_OFFSET(EXTCF, SELECT),
802 ASIC3_EXTCF_OWM_SMB, 0);
803
804 ds1wm_resources[0].start >>= asic->bus_shift;
805 ds1wm_resources[0].end >>= asic->bus_shift;
806
Philipp Zabel09f05ce2009-06-15 12:10:25 +0200807 /* MMC */
Ian Molton64e88672010-01-06 13:51:48 +0100808 asic->tmio_cnf = ioremap((ASIC3_SD_CONFIG_BASE >> asic->bus_shift) +
809 mem_sdio->start, 0x400 >> asic->bus_shift);
810 if (!asic->tmio_cnf) {
811 ret = -ENOMEM;
812 dev_dbg(asic->dev, "Couldn't ioremap SD_CONFIG\n");
813 goto out;
814 }
Philipp Zabel09f05ce2009-06-15 12:10:25 +0200815 asic3_mmc_resources[0].start >>= asic->bus_shift;
816 asic3_mmc_resources[0].end >>= asic->bus_shift;
Philipp Zabel09f05ce2009-06-15 12:10:25 +0200817
Philipp Zabel9461f652009-06-15 12:10:24 +0200818 ret = mfd_add_devices(&pdev->dev, pdev->id,
819 &asic3_cell_ds1wm, 1, mem, asic->irq_base);
Philipp Zabel09f05ce2009-06-15 12:10:25 +0200820 if (ret < 0)
821 goto out;
Philipp Zabel9461f652009-06-15 12:10:24 +0200822
Philipp Zabel09f05ce2009-06-15 12:10:25 +0200823 if (mem_sdio && (irq >= 0))
824 ret = mfd_add_devices(&pdev->dev, pdev->id,
825 &asic3_cell_mmc, 1, mem_sdio, irq);
826
827 out:
Philipp Zabel9461f652009-06-15 12:10:24 +0200828 return ret;
829}
830
831static void asic3_mfd_remove(struct platform_device *pdev)
832{
Ian Molton64e88672010-01-06 13:51:48 +0100833 struct asic3 *asic = platform_get_drvdata(pdev);
834
Philipp Zabel9461f652009-06-15 12:10:24 +0200835 mfd_remove_devices(&pdev->dev);
Ian Molton64e88672010-01-06 13:51:48 +0100836 iounmap(asic->tmio_cnf);
Philipp Zabel9461f652009-06-15 12:10:24 +0200837}
838
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800839/* Core */
Philipp Zabel065032f2008-06-21 00:51:38 +0200840static int __init asic3_probe(struct platform_device *pdev)
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800841{
842 struct asic3_platform_data *pdata = pdev->dev.platform_data;
843 struct asic3 *asic;
844 struct resource *mem;
845 unsigned long clksel;
Samuel Ortiz6f2384c2008-06-20 11:02:19 +0200846 int ret = 0;
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800847
848 asic = kzalloc(sizeof(struct asic3), GFP_KERNEL);
Samuel Ortiz6f2384c2008-06-20 11:02:19 +0200849 if (asic == NULL) {
850 printk(KERN_ERR "kzalloc failed\n");
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800851 return -ENOMEM;
Samuel Ortiz6f2384c2008-06-20 11:02:19 +0200852 }
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800853
854 spin_lock_init(&asic->lock);
855 platform_set_drvdata(pdev, asic);
856 asic->dev = &pdev->dev;
857
858 mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
859 if (!mem) {
860 ret = -ENOMEM;
Samuel Ortiz24f4f2e2008-06-20 11:11:19 +0200861 dev_err(asic->dev, "no MEM resource\n");
Samuel Ortiz6f2384c2008-06-20 11:02:19 +0200862 goto out_free;
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800863 }
864
Philipp Zabelbe584bd2009-06-05 18:31:04 +0200865 asic->mapping = ioremap(mem->start, resource_size(mem));
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800866 if (!asic->mapping) {
867 ret = -ENOMEM;
Samuel Ortiz24f4f2e2008-06-20 11:11:19 +0200868 dev_err(asic->dev, "Couldn't ioremap\n");
Samuel Ortiz6f2384c2008-06-20 11:02:19 +0200869 goto out_free;
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800870 }
871
872 asic->irq_base = pdata->irq_base;
873
Philipp Zabel99cdb0c2008-07-10 02:17:02 +0200874 /* calculate bus shift from mem resource */
Philipp Zabelbe584bd2009-06-05 18:31:04 +0200875 asic->bus_shift = 2 - (resource_size(mem) >> 12);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800876
877 clksel = 0;
878 asic3_write_register(asic, ASIC3_OFFSET(CLOCK, SEL), clksel);
879
880 ret = asic3_irq_probe(pdev);
881 if (ret < 0) {
Samuel Ortiz24f4f2e2008-06-20 11:11:19 +0200882 dev_err(asic->dev, "Couldn't probe IRQs\n");
Samuel Ortiz6f2384c2008-06-20 11:02:19 +0200883 goto out_unmap;
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800884 }
Samuel Ortiz6f2384c2008-06-20 11:02:19 +0200885
886 asic->gpio.base = pdata->gpio_base;
887 asic->gpio.ngpio = ASIC3_NUM_GPIOS;
888 asic->gpio.get = asic3_gpio_get;
889 asic->gpio.set = asic3_gpio_set;
890 asic->gpio.direction_input = asic3_gpio_direction_input;
891 asic->gpio.direction_output = asic3_gpio_direction_output;
892
Samuel Ortiz3b26bf12008-06-20 11:09:51 +0200893 ret = asic3_gpio_probe(pdev,
894 pdata->gpio_config,
895 pdata->gpio_config_num);
Samuel Ortiz6f2384c2008-06-20 11:02:19 +0200896 if (ret < 0) {
Samuel Ortiz24f4f2e2008-06-20 11:11:19 +0200897 dev_err(asic->dev, "GPIO probe failed\n");
Samuel Ortiz6f2384c2008-06-20 11:02:19 +0200898 goto out_irq;
899 }
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800900
Philipp Zabele956a2a2009-06-05 18:31:02 +0200901 /* Making a per-device copy is only needed for the
902 * theoretical case of multiple ASIC3s on one board:
903 */
904 memcpy(asic->clocks, asic3_clk_init, sizeof(asic3_clk_init));
905
Philipp Zabel9461f652009-06-15 12:10:24 +0200906 asic3_mfd_probe(pdev, mem);
907
Samuel Ortiz24f4f2e2008-06-20 11:11:19 +0200908 dev_info(asic->dev, "ASIC3 Core driver\n");
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800909
910 return 0;
911
Samuel Ortiz6f2384c2008-06-20 11:02:19 +0200912 out_irq:
913 asic3_irq_remove(pdev);
914
915 out_unmap:
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800916 iounmap(asic->mapping);
Samuel Ortiz6f2384c2008-06-20 11:02:19 +0200917
918 out_free:
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800919 kfree(asic);
920
921 return ret;
922}
923
Uwe Kleine-König1e3edaf2009-10-01 10:28:05 +0200924static int __devexit asic3_remove(struct platform_device *pdev)
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800925{
Samuel Ortiz6f2384c2008-06-20 11:02:19 +0200926 int ret;
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800927 struct asic3 *asic = platform_get_drvdata(pdev);
928
Philipp Zabel9461f652009-06-15 12:10:24 +0200929 asic3_mfd_remove(pdev);
930
Samuel Ortiz6f2384c2008-06-20 11:02:19 +0200931 ret = asic3_gpio_remove(pdev);
932 if (ret < 0)
933 return ret;
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800934 asic3_irq_remove(pdev);
935
936 asic3_write_register(asic, ASIC3_OFFSET(CLOCK, SEL), 0);
937
938 iounmap(asic->mapping);
939
940 kfree(asic);
941
942 return 0;
943}
944
945static void asic3_shutdown(struct platform_device *pdev)
946{
947}
948
949static struct platform_driver asic3_device_driver = {
950 .driver = {
951 .name = "asic3",
952 },
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800953 .remove = __devexit_p(asic3_remove),
954 .shutdown = asic3_shutdown,
955};
956
957static int __init asic3_init(void)
958{
959 int retval = 0;
Philipp Zabel065032f2008-06-21 00:51:38 +0200960 retval = platform_driver_probe(&asic3_device_driver, asic3_probe);
Samuel Ortizfa9ff4b2008-02-07 00:14:49 -0800961 return retval;
962}
963
964subsys_initcall(asic3_init);