blob: bc7c2d5d8d5ecee9fbc5fa93e98b19d7fb783e26 [file] [log] [blame]
Jeff Garzik669a5db2006-08-29 18:12:40 -04001/*
2 * pata_pdc202xx_old.c - Promise PDC202xx PATA for new ATA layer
3 * (C) 2005 Red Hat Inc
4 * Alan Cox <alan@redhat.com>
Bartlomiej Zolnierkiewicz63ed7102007-03-04 04:48:08 +01005 * (C) 2007 Bartlomiej Zolnierkiewicz
Jeff Garzik669a5db2006-08-29 18:12:40 -04006 *
7 * Based in part on linux/drivers/ide/pci/pdc202xx_old.c
8 *
9 * First cut with LBA48/ATAPI
10 *
11 * TODO:
Alan Cox06b74dd2007-09-26 15:23:17 +010012 * Channel interlock/reset on both required ?
Jeff Garzik669a5db2006-08-29 18:12:40 -040013 */
Jeff Garzik85cd7252006-08-31 00:03:49 -040014
Jeff Garzik669a5db2006-08-29 18:12:40 -040015#include <linux/kernel.h>
16#include <linux/module.h>
17#include <linux/pci.h>
18#include <linux/init.h>
19#include <linux/blkdev.h>
20#include <linux/delay.h>
21#include <scsi/scsi_host.h>
22#include <linux/libata.h>
23
24#define DRV_NAME "pata_pdc202xx_old"
Alan Cox06b74dd2007-09-26 15:23:17 +010025#define DRV_VERSION "0.4.3"
Jeff Garzik669a5db2006-08-29 18:12:40 -040026
Jeff Garzika0fcdc02007-03-09 07:24:15 -050027static int pdc2026x_cable_detect(struct ata_port *ap)
Jeff Garzik669a5db2006-08-29 18:12:40 -040028{
29 struct pci_dev *pdev = to_pci_dev(ap->host->dev);
30 u16 cis;
Jeff Garzik85cd7252006-08-31 00:03:49 -040031
Jeff Garzik669a5db2006-08-29 18:12:40 -040032 pci_read_config_word(pdev, 0x50, &cis);
33 if (cis & (1 << (10 + ap->port_no)))
Alan Coxa0ac38f2007-07-03 15:15:13 +010034 return ATA_CBL_PATA40;
35 return ATA_CBL_PATA80;
Jeff Garzik669a5db2006-08-29 18:12:40 -040036}
37
38/**
Alan Coxada406c2006-11-03 13:18:06 +000039 * pdc202xx_configure_piomode - set chip PIO timing
Jeff Garzik669a5db2006-08-29 18:12:40 -040040 * @ap: ATA interface
41 * @adev: ATA device
42 * @pio: PIO mode
43 *
44 * Called to do the PIO mode setup. Our timing registers are shared
45 * so a configure_dmamode call will undo any work we do here and vice
46 * versa
47 */
Jeff Garzik85cd7252006-08-31 00:03:49 -040048
Alan Coxada406c2006-11-03 13:18:06 +000049static void pdc202xx_configure_piomode(struct ata_port *ap, struct ata_device *adev, int pio)
Jeff Garzik669a5db2006-08-29 18:12:40 -040050{
51 struct pci_dev *pdev = to_pci_dev(ap->host->dev);
Bartlomiej Zolnierkiewicz63ed7102007-03-04 04:48:08 +010052 int port = 0x60 + 8 * ap->port_no + 4 * adev->devno;
Jeff Garzik669a5db2006-08-29 18:12:40 -040053 static u16 pio_timing[5] = {
54 0x0913, 0x050C , 0x0308, 0x0206, 0x0104
55 };
56 u8 r_ap, r_bp;
57
58 pci_read_config_byte(pdev, port, &r_ap);
59 pci_read_config_byte(pdev, port + 1, &r_bp);
60 r_ap &= ~0x3F; /* Preserve ERRDY_EN, SYNC_IN */
Bartlomiej Zolnierkiewicz63ed7102007-03-04 04:48:08 +010061 r_bp &= ~0x1F;
Jeff Garzik669a5db2006-08-29 18:12:40 -040062 r_ap |= (pio_timing[pio] >> 8);
63 r_bp |= (pio_timing[pio] & 0xFF);
Jeff Garzik85cd7252006-08-31 00:03:49 -040064
Jeff Garzik669a5db2006-08-29 18:12:40 -040065 if (ata_pio_need_iordy(adev))
66 r_ap |= 0x20; /* IORDY enable */
67 if (adev->class == ATA_DEV_ATA)
68 r_ap |= 0x10; /* FIFO enable */
69 pci_write_config_byte(pdev, port, r_ap);
70 pci_write_config_byte(pdev, port + 1, r_bp);
71}
72
73/**
Alan Coxada406c2006-11-03 13:18:06 +000074 * pdc202xx_set_piomode - set initial PIO mode data
Jeff Garzik669a5db2006-08-29 18:12:40 -040075 * @ap: ATA interface
76 * @adev: ATA device
77 *
78 * Called to do the PIO mode setup. Our timing registers are shared
79 * but we want to set the PIO timing by default.
80 */
Jeff Garzik85cd7252006-08-31 00:03:49 -040081
Alan Coxada406c2006-11-03 13:18:06 +000082static void pdc202xx_set_piomode(struct ata_port *ap, struct ata_device *adev)
Jeff Garzik669a5db2006-08-29 18:12:40 -040083{
Alan Coxada406c2006-11-03 13:18:06 +000084 pdc202xx_configure_piomode(ap, adev, adev->pio_mode - XFER_PIO_0);
Jeff Garzik669a5db2006-08-29 18:12:40 -040085}
86
87/**
Alan Coxada406c2006-11-03 13:18:06 +000088 * pdc202xx_configure_dmamode - set DMA mode in chip
Jeff Garzik669a5db2006-08-29 18:12:40 -040089 * @ap: ATA interface
90 * @adev: ATA device
91 *
92 * Load DMA cycle times into the chip ready for a DMA transfer
93 * to occur.
94 */
Jeff Garzik85cd7252006-08-31 00:03:49 -040095
Alan Coxada406c2006-11-03 13:18:06 +000096static void pdc202xx_set_dmamode(struct ata_port *ap, struct ata_device *adev)
Jeff Garzik669a5db2006-08-29 18:12:40 -040097{
98 struct pci_dev *pdev = to_pci_dev(ap->host->dev);
Bartlomiej Zolnierkiewicz63ed7102007-03-04 04:48:08 +010099 int port = 0x60 + 8 * ap->port_no + 4 * adev->devno;
Jeff Garzik669a5db2006-08-29 18:12:40 -0400100 static u8 udma_timing[6][2] = {
101 { 0x60, 0x03 }, /* 33 Mhz Clock */
102 { 0x40, 0x02 },
103 { 0x20, 0x01 },
104 { 0x40, 0x02 }, /* 66 Mhz Clock */
105 { 0x20, 0x01 },
Jeff Garzik85cd7252006-08-31 00:03:49 -0400106 { 0x20, 0x01 }
Jeff Garzik669a5db2006-08-29 18:12:40 -0400107 };
Bartlomiej Zolnierkiewicz63ed7102007-03-04 04:48:08 +0100108 static u8 mdma_timing[3][2] = {
Bartlomiej Zolnierkiewicz63ed7102007-03-04 04:48:08 +0100109 { 0xe0, 0x0f },
Alan Cox06b74dd2007-09-26 15:23:17 +0100110 { 0x60, 0x04 },
111 { 0x60, 0x03 },
Bartlomiej Zolnierkiewicz63ed7102007-03-04 04:48:08 +0100112 };
Jeff Garzik669a5db2006-08-29 18:12:40 -0400113 u8 r_bp, r_cp;
Jeff Garzik85cd7252006-08-31 00:03:49 -0400114
Jeff Garzik669a5db2006-08-29 18:12:40 -0400115 pci_read_config_byte(pdev, port + 1, &r_bp);
116 pci_read_config_byte(pdev, port + 2, &r_cp);
Jeff Garzik85cd7252006-08-31 00:03:49 -0400117
Bartlomiej Zolnierkiewicz63ed7102007-03-04 04:48:08 +0100118 r_bp &= ~0xE0;
Jeff Garzik669a5db2006-08-29 18:12:40 -0400119 r_cp &= ~0x0F;
Jeff Garzik85cd7252006-08-31 00:03:49 -0400120
Jeff Garzik669a5db2006-08-29 18:12:40 -0400121 if (adev->dma_mode >= XFER_UDMA_0) {
122 int speed = adev->dma_mode - XFER_UDMA_0;
123 r_bp |= udma_timing[speed][0];
124 r_cp |= udma_timing[speed][1];
Jeff Garzik85cd7252006-08-31 00:03:49 -0400125
Jeff Garzik669a5db2006-08-29 18:12:40 -0400126 } else {
127 int speed = adev->dma_mode - XFER_MW_DMA_0;
Bartlomiej Zolnierkiewicz63ed7102007-03-04 04:48:08 +0100128 r_bp |= mdma_timing[speed][0];
129 r_cp |= mdma_timing[speed][1];
Jeff Garzik669a5db2006-08-29 18:12:40 -0400130 }
131 pci_write_config_byte(pdev, port + 1, r_bp);
132 pci_write_config_byte(pdev, port + 2, r_cp);
Jeff Garzik85cd7252006-08-31 00:03:49 -0400133
Jeff Garzik669a5db2006-08-29 18:12:40 -0400134}
135
136/**
137 * pdc2026x_bmdma_start - DMA engine begin
138 * @qc: ATA command
139 *
140 * In UDMA3 or higher we have to clock switch for the duration of the
141 * DMA transfer sequence.
Alan Cox06b74dd2007-09-26 15:23:17 +0100142 *
143 * Note: The host lock held by the libata layer protects
144 * us from two channels both trying to set DMA bits at once
Jeff Garzik669a5db2006-08-29 18:12:40 -0400145 */
Jeff Garzik85cd7252006-08-31 00:03:49 -0400146
Jeff Garzik669a5db2006-08-29 18:12:40 -0400147static void pdc2026x_bmdma_start(struct ata_queued_cmd *qc)
148{
149 struct ata_port *ap = qc->ap;
150 struct ata_device *adev = qc->dev;
151 struct ata_taskfile *tf = &qc->tf;
152 int sel66 = ap->port_no ? 0x08: 0x02;
153
Tejun Heo0d5ff562007-02-01 15:06:36 +0900154 void __iomem *master = ap->host->ports[0]->ioaddr.bmdma_addr;
155 void __iomem *clock = master + 0x11;
156 void __iomem *atapi_reg = master + 0x20 + (4 * ap->port_no);
Jeff Garzik85cd7252006-08-31 00:03:49 -0400157
Jeff Garzik669a5db2006-08-29 18:12:40 -0400158 u32 len;
Jeff Garzik85cd7252006-08-31 00:03:49 -0400159
Jeff Garzik669a5db2006-08-29 18:12:40 -0400160 /* Check we keep host level locking here */
161 if (adev->dma_mode >= XFER_UDMA_2)
Tejun Heo0d5ff562007-02-01 15:06:36 +0900162 iowrite8(ioread8(clock) | sel66, clock);
Jeff Garzik669a5db2006-08-29 18:12:40 -0400163 else
Tejun Heo0d5ff562007-02-01 15:06:36 +0900164 iowrite8(ioread8(clock) & ~sel66, clock);
Jeff Garzik669a5db2006-08-29 18:12:40 -0400165
Jeff Garzik85cd7252006-08-31 00:03:49 -0400166 /* The DMA clocks may have been trashed by a reset. FIXME: make conditional
Jeff Garzik669a5db2006-08-29 18:12:40 -0400167 and move to qc_issue ? */
Alan Coxada406c2006-11-03 13:18:06 +0000168 pdc202xx_set_dmamode(ap, qc->dev);
Jeff Garzik669a5db2006-08-29 18:12:40 -0400169
170 /* Cases the state machine will not complete correctly without help */
171 if ((tf->flags & ATA_TFLAG_LBA48) || tf->protocol == ATA_PROT_ATAPI_DMA)
172 {
Alan Cox5e518812007-03-23 18:57:23 +0000173 len = qc->nbytes / 2;
Jeff Garzik85cd7252006-08-31 00:03:49 -0400174
Jeff Garzik669a5db2006-08-29 18:12:40 -0400175 if (tf->flags & ATA_TFLAG_WRITE)
176 len |= 0x06000000;
177 else
178 len |= 0x05000000;
Jeff Garzik85cd7252006-08-31 00:03:49 -0400179
Tejun Heo0d5ff562007-02-01 15:06:36 +0900180 iowrite32(len, atapi_reg);
Jeff Garzik669a5db2006-08-29 18:12:40 -0400181 }
Jeff Garzik85cd7252006-08-31 00:03:49 -0400182
183 /* Activate DMA */
Jeff Garzik669a5db2006-08-29 18:12:40 -0400184 ata_bmdma_start(qc);
185}
186
187/**
188 * pdc2026x_bmdma_end - DMA engine stop
189 * @qc: ATA command
190 *
191 * After a DMA completes we need to put the clock back to 33MHz for
192 * PIO timings.
Alan Cox06b74dd2007-09-26 15:23:17 +0100193 *
194 * Note: The host lock held by the libata layer protects
195 * us from two channels both trying to set DMA bits at once
Jeff Garzik669a5db2006-08-29 18:12:40 -0400196 */
Jeff Garzik85cd7252006-08-31 00:03:49 -0400197
Jeff Garzik669a5db2006-08-29 18:12:40 -0400198static void pdc2026x_bmdma_stop(struct ata_queued_cmd *qc)
199{
200 struct ata_port *ap = qc->ap;
201 struct ata_device *adev = qc->dev;
202 struct ata_taskfile *tf = &qc->tf;
Jeff Garzik85cd7252006-08-31 00:03:49 -0400203
Jeff Garzik669a5db2006-08-29 18:12:40 -0400204 int sel66 = ap->port_no ? 0x08: 0x02;
205 /* The clock bits are in the same register for both channels */
Tejun Heo0d5ff562007-02-01 15:06:36 +0900206 void __iomem *master = ap->host->ports[0]->ioaddr.bmdma_addr;
207 void __iomem *clock = master + 0x11;
208 void __iomem *atapi_reg = master + 0x20 + (4 * ap->port_no);
Jeff Garzik85cd7252006-08-31 00:03:49 -0400209
Jeff Garzik669a5db2006-08-29 18:12:40 -0400210 /* Cases the state machine will not complete correctly */
211 if (tf->protocol == ATA_PROT_ATAPI_DMA || ( tf->flags & ATA_TFLAG_LBA48)) {
Tejun Heo0d5ff562007-02-01 15:06:36 +0900212 iowrite32(0, atapi_reg);
213 iowrite8(ioread8(clock) & ~sel66, clock);
Jeff Garzik669a5db2006-08-29 18:12:40 -0400214 }
Jeff Garzik669a5db2006-08-29 18:12:40 -0400215 /* Flip back to 33Mhz for PIO */
216 if (adev->dma_mode >= XFER_UDMA_2)
Tejun Heo0d5ff562007-02-01 15:06:36 +0900217 iowrite8(ioread8(clock) & ~sel66, clock);
Jeff Garzik669a5db2006-08-29 18:12:40 -0400218
219 ata_bmdma_stop(qc);
220}
221
222/**
223 * pdc2026x_dev_config - device setup hook
Jeff Garzik669a5db2006-08-29 18:12:40 -0400224 * @adev: newly found device
225 *
226 * Perform chip specific early setup. We need to lock the transfer
227 * sizes to 8bit to avoid making the state engine on the 2026x cards
228 * barf.
229 */
Jeff Garzik85cd7252006-08-31 00:03:49 -0400230
Alancd0d3bb2007-03-02 00:56:15 +0000231static void pdc2026x_dev_config(struct ata_device *adev)
Jeff Garzik669a5db2006-08-29 18:12:40 -0400232{
233 adev->max_sectors = 256;
234}
235
Alan Coxada406c2006-11-03 13:18:06 +0000236static struct scsi_host_template pdc202xx_sht = {
Jeff Garzik669a5db2006-08-29 18:12:40 -0400237 .module = THIS_MODULE,
238 .name = DRV_NAME,
239 .ioctl = ata_scsi_ioctl,
240 .queuecommand = ata_scsi_queuecmd,
241 .can_queue = ATA_DEF_QUEUE,
242 .this_id = ATA_SHT_THIS_ID,
243 .sg_tablesize = LIBATA_MAX_PRD,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400244 .cmd_per_lun = ATA_SHT_CMD_PER_LUN,
245 .emulated = ATA_SHT_EMULATED,
246 .use_clustering = ATA_SHT_USE_CLUSTERING,
247 .proc_name = DRV_NAME,
248 .dma_boundary = ATA_DMA_BOUNDARY,
249 .slave_configure = ata_scsi_slave_config,
Tejun Heoafdfe892006-11-29 11:26:47 +0900250 .slave_destroy = ata_scsi_slave_destroy,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400251 .bios_param = ata_std_bios_param,
252};
253
254static struct ata_port_operations pdc2024x_port_ops = {
Alan Coxada406c2006-11-03 13:18:06 +0000255 .set_piomode = pdc202xx_set_piomode,
256 .set_dmamode = pdc202xx_set_dmamode,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400257 .mode_filter = ata_pci_default_filter,
258 .tf_load = ata_tf_load,
259 .tf_read = ata_tf_read,
260 .check_status = ata_check_status,
261 .exec_command = ata_exec_command,
262 .dev_select = ata_std_dev_select,
263
264 .freeze = ata_bmdma_freeze,
265 .thaw = ata_bmdma_thaw,
Jeff Garzika0fcdc02007-03-09 07:24:15 -0500266 .error_handler = ata_bmdma_error_handler,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400267 .post_internal_cmd = ata_bmdma_post_internal_cmd,
Jeff Garzika0fcdc02007-03-09 07:24:15 -0500268 .cable_detect = ata_cable_40wire,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400269
270 .bmdma_setup = ata_bmdma_setup,
271 .bmdma_start = ata_bmdma_start,
272 .bmdma_stop = ata_bmdma_stop,
273 .bmdma_status = ata_bmdma_status,
274
275 .qc_prep = ata_qc_prep,
276 .qc_issue = ata_qc_issue_prot,
Tejun Heo0d5ff562007-02-01 15:06:36 +0900277 .data_xfer = ata_data_xfer,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400278
279 .irq_handler = ata_interrupt,
280 .irq_clear = ata_bmdma_irq_clear,
Akira Iguchi246ce3b2007-01-26 16:27:58 +0900281 .irq_on = ata_irq_on,
Jeff Garzik85cd7252006-08-31 00:03:49 -0400282
Alan Cox81ad1832007-08-22 22:55:41 +0100283 .port_start = ata_sff_port_start,
Jeff Garzik85cd7252006-08-31 00:03:49 -0400284};
Jeff Garzik669a5db2006-08-29 18:12:40 -0400285
286static struct ata_port_operations pdc2026x_port_ops = {
Alan Coxada406c2006-11-03 13:18:06 +0000287 .set_piomode = pdc202xx_set_piomode,
288 .set_dmamode = pdc202xx_set_dmamode,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400289 .mode_filter = ata_pci_default_filter,
290 .tf_load = ata_tf_load,
291 .tf_read = ata_tf_read,
292 .check_status = ata_check_status,
293 .exec_command = ata_exec_command,
294 .dev_select = ata_std_dev_select,
295 .dev_config = pdc2026x_dev_config,
296
297 .freeze = ata_bmdma_freeze,
298 .thaw = ata_bmdma_thaw,
Jeff Garzika0fcdc02007-03-09 07:24:15 -0500299 .error_handler = ata_bmdma_error_handler,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400300 .post_internal_cmd = ata_bmdma_post_internal_cmd,
Jeff Garzika0fcdc02007-03-09 07:24:15 -0500301 .cable_detect = pdc2026x_cable_detect,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400302
303 .bmdma_setup = ata_bmdma_setup,
304 .bmdma_start = pdc2026x_bmdma_start,
305 .bmdma_stop = pdc2026x_bmdma_stop,
306 .bmdma_status = ata_bmdma_status,
307
308 .qc_prep = ata_qc_prep,
309 .qc_issue = ata_qc_issue_prot,
Tejun Heo0d5ff562007-02-01 15:06:36 +0900310 .data_xfer = ata_data_xfer,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400311
312 .irq_handler = ata_interrupt,
313 .irq_clear = ata_bmdma_irq_clear,
Akira Iguchi246ce3b2007-01-26 16:27:58 +0900314 .irq_on = ata_irq_on,
Jeff Garzik85cd7252006-08-31 00:03:49 -0400315
Alan Cox81ad1832007-08-22 22:55:41 +0100316 .port_start = ata_sff_port_start,
Jeff Garzik85cd7252006-08-31 00:03:49 -0400317};
Jeff Garzik669a5db2006-08-29 18:12:40 -0400318
Alan Coxada406c2006-11-03 13:18:06 +0000319static int pdc202xx_init_one(struct pci_dev *dev, const struct pci_device_id *id)
Jeff Garzik669a5db2006-08-29 18:12:40 -0400320{
Tejun Heo1626aeb2007-05-04 12:43:58 +0200321 static const struct ata_port_info info[3] = {
Jeff Garzik669a5db2006-08-29 18:12:40 -0400322 {
Alan Coxada406c2006-11-03 13:18:06 +0000323 .sht = &pdc202xx_sht,
Jeff Garzik1d2808f2007-05-28 06:59:48 -0400324 .flags = ATA_FLAG_SLAVE_POSS,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400325 .pio_mask = 0x1f,
326 .mwdma_mask = 0x07,
327 .udma_mask = ATA_UDMA2,
328 .port_ops = &pdc2024x_port_ops
Jeff Garzik85cd7252006-08-31 00:03:49 -0400329 },
Jeff Garzik669a5db2006-08-29 18:12:40 -0400330 {
Alan Coxada406c2006-11-03 13:18:06 +0000331 .sht = &pdc202xx_sht,
Jeff Garzik1d2808f2007-05-28 06:59:48 -0400332 .flags = ATA_FLAG_SLAVE_POSS,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400333 .pio_mask = 0x1f,
334 .mwdma_mask = 0x07,
335 .udma_mask = ATA_UDMA4,
336 .port_ops = &pdc2026x_port_ops
337 },
338 {
Alan Coxada406c2006-11-03 13:18:06 +0000339 .sht = &pdc202xx_sht,
Jeff Garzik1d2808f2007-05-28 06:59:48 -0400340 .flags = ATA_FLAG_SLAVE_POSS,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400341 .pio_mask = 0x1f,
342 .mwdma_mask = 0x07,
343 .udma_mask = ATA_UDMA5,
344 .port_ops = &pdc2026x_port_ops
345 }
Jeff Garzik85cd7252006-08-31 00:03:49 -0400346
Jeff Garzik669a5db2006-08-29 18:12:40 -0400347 };
Tejun Heo1626aeb2007-05-04 12:43:58 +0200348 const struct ata_port_info *ppi[] = { &info[id->driver_data], NULL };
Jeff Garzik85cd7252006-08-31 00:03:49 -0400349
Jeff Garzik669a5db2006-08-29 18:12:40 -0400350 if (dev->device == PCI_DEVICE_ID_PROMISE_20265) {
351 struct pci_dev *bridge = dev->bus->self;
352 /* Don't grab anything behind a Promise I2O RAID */
353 if (bridge && bridge->vendor == PCI_VENDOR_ID_INTEL) {
Jeff Garzikb4479162007-10-25 20:47:30 -0400354 if (bridge->device == PCI_DEVICE_ID_INTEL_I960)
Jeff Garzik669a5db2006-08-29 18:12:40 -0400355 return -ENODEV;
Jeff Garzikb4479162007-10-25 20:47:30 -0400356 if (bridge->device == PCI_DEVICE_ID_INTEL_I960RM)
Jeff Garzik669a5db2006-08-29 18:12:40 -0400357 return -ENODEV;
358 }
359 }
Tejun Heo1626aeb2007-05-04 12:43:58 +0200360 return ata_pci_init_one(dev, ppi);
Jeff Garzik669a5db2006-08-29 18:12:40 -0400361}
362
Alan Coxada406c2006-11-03 13:18:06 +0000363static const struct pci_device_id pdc202xx[] = {
Jeff Garzik2d2744f2006-09-28 20:21:59 -0400364 { PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20246), 0 },
365 { PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20262), 1 },
366 { PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20263), 1 },
367 { PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20265), 2 },
368 { PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20267), 2 },
369
370 { },
Jeff Garzik669a5db2006-08-29 18:12:40 -0400371};
372
Alan Coxada406c2006-11-03 13:18:06 +0000373static struct pci_driver pdc202xx_pci_driver = {
Jeff Garzik2d2744f2006-09-28 20:21:59 -0400374 .name = DRV_NAME,
Alan Coxada406c2006-11-03 13:18:06 +0000375 .id_table = pdc202xx,
376 .probe = pdc202xx_init_one,
Alan62d64ae2006-11-27 16:27:20 +0000377 .remove = ata_pci_remove_one,
Tejun Heo438ac6d2007-03-02 17:31:26 +0900378#ifdef CONFIG_PM
Alan62d64ae2006-11-27 16:27:20 +0000379 .suspend = ata_pci_device_suspend,
380 .resume = ata_pci_device_resume,
Tejun Heo438ac6d2007-03-02 17:31:26 +0900381#endif
Jeff Garzik669a5db2006-08-29 18:12:40 -0400382};
383
Alan Coxada406c2006-11-03 13:18:06 +0000384static int __init pdc202xx_init(void)
Jeff Garzik669a5db2006-08-29 18:12:40 -0400385{
Alan Coxada406c2006-11-03 13:18:06 +0000386 return pci_register_driver(&pdc202xx_pci_driver);
Jeff Garzik669a5db2006-08-29 18:12:40 -0400387}
388
Alan Coxada406c2006-11-03 13:18:06 +0000389static void __exit pdc202xx_exit(void)
Jeff Garzik669a5db2006-08-29 18:12:40 -0400390{
Alan Coxada406c2006-11-03 13:18:06 +0000391 pci_unregister_driver(&pdc202xx_pci_driver);
Jeff Garzik669a5db2006-08-29 18:12:40 -0400392}
393
Jeff Garzik669a5db2006-08-29 18:12:40 -0400394MODULE_AUTHOR("Alan Cox");
395MODULE_DESCRIPTION("low-level driver for Promise 2024x and 20262-20267");
396MODULE_LICENSE("GPL");
Alan Coxada406c2006-11-03 13:18:06 +0000397MODULE_DEVICE_TABLE(pci, pdc202xx);
Jeff Garzik669a5db2006-08-29 18:12:40 -0400398MODULE_VERSION(DRV_VERSION);
399
Alan Coxada406c2006-11-03 13:18:06 +0000400module_init(pdc202xx_init);
401module_exit(pdc202xx_exit);