blob: f5d91efc2965a81053ad87573b4fe49a8c423bb9 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * linux/arch/arm/mach-pxa/generic.c
3 *
4 * Author: Nicolas Pitre
5 * Created: Jun 15, 2001
6 * Copyright: MontaVista Software Inc.
7 *
8 * Code common to all PXA machines.
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
13 *
14 * Since this file should be linked before any other machine specific file,
15 * the __initcall() here will be executed first. This serves as default
16 * initialization stuff for PXA machines which can be overridden later if
17 * need be.
18 */
19#include <linux/module.h>
20#include <linux/kernel.h>
21#include <linux/init.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070022
Russell Kinga09e64f2008-08-05 16:14:15 +010023#include <mach/hardware.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070024#include <asm/system.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070025#include <asm/mach/map.h>
Eric Miao67697172008-12-18 11:10:32 +080026#include <asm/mach-types.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070027
Russell Kingafd2fc02008-08-07 11:05:25 +010028#include <mach/reset.h>
Eric Miaoda065a02009-01-06 18:29:01 +080029#include <mach/gpio.h>
Marek Vasutad68bb92010-11-03 16:29:35 +010030#include <mach/smemc.h>
Haojian Zhuanga4553352010-11-24 11:54:19 +080031#include <mach/pxa3xx-regs.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070032
33#include "generic.h"
34
Eric Miao04fef222008-07-29 14:26:00 +080035void clear_reset_status(unsigned int mask)
36{
37 if (cpu_is_pxa2xx())
38 pxa2xx_clear_reset_status(mask);
Haojian Zhuanga4553352010-11-24 11:54:19 +080039 else {
40 /* RESET_STATUS_* has a 1:1 mapping with ARSR */
41 ARSR = mask;
42 }
Eric Miao04fef222008-07-29 14:26:00 +080043}
44
Eric Miao67697172008-12-18 11:10:32 +080045unsigned long get_clock_tick_rate(void)
46{
47 unsigned long clock_tick_rate;
48
49 if (cpu_is_pxa25x())
50 clock_tick_rate = 3686400;
51 else if (machine_is_mainstone())
52 clock_tick_rate = 3249600;
53 else
54 clock_tick_rate = 3250000;
55
56 return clock_tick_rate;
57}
58EXPORT_SYMBOL(get_clock_tick_rate);
59
Linus Torvalds1da177e2005-04-16 15:20:36 -070060/*
Russell King15a40332007-08-20 10:07:44 +010061 * Get the clock frequency as reflected by CCCR and the turbo flag.
62 * We assume these values have been applied via a fcs.
63 * If info is not 0 we also display the current settings.
64 */
65unsigned int get_clk_frequency_khz(int info)
66{
Eric Miao0ffcbfd2008-09-11 10:27:30 +080067 if (cpu_is_pxa25x())
Russell King15a40332007-08-20 10:07:44 +010068 return pxa25x_get_clk_frequency_khz(info);
eric miao2c8086a2007-09-11 19:13:17 -070069 else if (cpu_is_pxa27x())
Russell King15a40332007-08-20 10:07:44 +010070 return pxa27x_get_clk_frequency_khz(info);
Haojian Zhuangecf89b82010-09-19 20:09:10 -040071 return 0;
Russell King15a40332007-08-20 10:07:44 +010072}
73EXPORT_SYMBOL(get_clk_frequency_khz);
74
75/*
Linus Torvalds1da177e2005-04-16 15:20:36 -070076 * Intel PXA2xx internal register mapping.
77 *
Marek Vasut851982c2010-10-11 02:20:19 +020078 * Note: virtual 0xfffe0000-0xffffffff is reserved for the vector table
79 * and cache flush area.
Linus Torvalds1da177e2005-04-16 15:20:36 -070080 */
Marek Vasut851982c2010-10-11 02:20:19 +020081static struct map_desc common_io_desc[] __initdata = {
Deepak Saxena6f9182e2005-10-28 15:19:01 +010082 { /* Devs */
83 .virtual = 0xf2000000,
84 .pfn = __phys_to_pfn(0x40000000),
85 .length = 0x02000000,
86 .type = MT_DEVICE
Deepak Saxena6f9182e2005-10-28 15:19:01 +010087 }, { /* UNCACHED_PHYS_0 */
88 .virtual = 0xff000000,
89 .pfn = __phys_to_pfn(0x00000000),
90 .length = 0x00100000,
91 .type = MT_DEVICE
92 }
Linus Torvalds1da177e2005-04-16 15:20:36 -070093};
94
95void __init pxa_map_io(void)
96{
Marek Vasut851982c2010-10-11 02:20:19 +020097 iotable_init(ARRAY_AND_SIZE(common_io_desc));
Linus Torvalds1da177e2005-04-16 15:20:36 -070098}