blob: 0074351d7edffa2fceff4553311af816793379c8 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * sata_qstor.c - Pacific Digital Corporation QStor SATA
3 *
4 * Maintained by: Mark Lord <mlord@pobox.com>
5 *
6 * Copyright 2005 Pacific Digital Corporation.
7 * (OSL/GPL code release authorized by Jalil Fadavi).
8 *
Linus Torvalds1da177e2005-04-16 15:20:36 -07009 *
Jeff Garzikaf36d7f2005-08-28 20:18:39 -040010 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License as published by
12 * the Free Software Foundation; either version 2, or (at your option)
13 * any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; see the file COPYING. If not, write to
22 * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
23 *
24 *
25 * libata documentation is available via 'make {ps|pdf}docs',
26 * as Documentation/DocBook/libata.*
Linus Torvalds1da177e2005-04-16 15:20:36 -070027 *
28 */
29
30#include <linux/kernel.h>
31#include <linux/module.h>
Tejun Heo5a0e3ad2010-03-24 17:04:11 +090032#include <linux/gfp.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070033#include <linux/pci.h>
34#include <linux/init.h>
35#include <linux/blkdev.h>
36#include <linux/delay.h>
37#include <linux/interrupt.h>
Jeff Garzika9524a72005-10-30 14:39:11 -050038#include <linux/device.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070039#include <scsi/scsi_host.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070040#include <linux/libata.h>
41
42#define DRV_NAME "sata_qstor"
Jeff Garzik2a3103c2007-08-31 04:54:06 -040043#define DRV_VERSION "0.09"
Linus Torvalds1da177e2005-04-16 15:20:36 -070044
45enum {
Tejun Heo0d5ff562007-02-01 15:06:36 +090046 QS_MMIO_BAR = 4,
47
Linus Torvalds1da177e2005-04-16 15:20:36 -070048 QS_PORTS = 4,
49 QS_MAX_PRD = LIBATA_MAX_PRD,
50 QS_CPB_ORDER = 6,
51 QS_CPB_BYTES = (1 << QS_CPB_ORDER),
52 QS_PRD_BYTES = QS_MAX_PRD * 16,
53 QS_PKT_BYTES = QS_CPB_BYTES + QS_PRD_BYTES,
54
Linus Torvalds1da177e2005-04-16 15:20:36 -070055 /* global register offsets */
56 QS_HCF_CNFG3 = 0x0003, /* host configuration offset */
57 QS_HID_HPHY = 0x0004, /* host physical interface info */
58 QS_HCT_CTRL = 0x00e4, /* global interrupt mask offset */
59 QS_HST_SFF = 0x0100, /* host status fifo offset */
60 QS_HVS_SERD3 = 0x0393, /* PHY enable offset */
61
62 /* global control bits */
63 QS_HPHY_64BIT = (1 << 1), /* 64-bit bus detected */
64 QS_CNFG3_GSRST = 0x01, /* global chip reset */
65 QS_SERD3_PHY_ENA = 0xf0, /* PHY detection ENAble*/
66
67 /* per-channel register offsets */
68 QS_CCF_CPBA = 0x0710, /* chan CPB base address */
69 QS_CCF_CSEP = 0x0718, /* chan CPB separation factor */
70 QS_CFC_HUFT = 0x0800, /* host upstream fifo threshold */
71 QS_CFC_HDFT = 0x0804, /* host downstream fifo threshold */
72 QS_CFC_DUFT = 0x0808, /* dev upstream fifo threshold */
73 QS_CFC_DDFT = 0x080c, /* dev downstream fifo threshold */
74 QS_CCT_CTR0 = 0x0900, /* chan control-0 offset */
75 QS_CCT_CTR1 = 0x0901, /* chan control-1 offset */
76 QS_CCT_CFF = 0x0a00, /* chan command fifo offset */
77
78 /* channel control bits */
79 QS_CTR0_REG = (1 << 1), /* register mode (vs. pkt mode) */
80 QS_CTR0_CLER = (1 << 2), /* clear channel errors */
81 QS_CTR1_RDEV = (1 << 1), /* sata phy/comms reset */
82 QS_CTR1_RCHN = (1 << 4), /* reset channel logic */
83 QS_CCF_RUN_PKT = 0x107, /* RUN a new dma PKT */
84
85 /* pkt sub-field headers */
86 QS_HCB_HDR = 0x01, /* Host Control Block header */
87 QS_DCB_HDR = 0x02, /* Device Control Block header */
88
89 /* pkt HCB flag bits */
90 QS_HF_DIRO = (1 << 0), /* data DIRection Out */
91 QS_HF_DAT = (1 << 3), /* DATa pkt */
92 QS_HF_IEN = (1 << 4), /* Interrupt ENable */
93 QS_HF_VLD = (1 << 5), /* VaLiD pkt */
94
95 /* pkt DCB flag bits */
96 QS_DF_PORD = (1 << 2), /* Pio OR Dma */
97 QS_DF_ELBA = (1 << 3), /* Extended LBA (lba48) */
98
99 /* PCI device IDs */
100 board_2068_idx = 0, /* QStor 4-port SATA/RAID */
101};
102
Al Viro0420dd12005-10-21 06:46:02 +0100103enum {
104 QS_DMA_BOUNDARY = ~0UL
105};
106
Mark Lord12ee7d32007-11-07 10:52:55 -0500107typedef enum { qs_state_mmio, qs_state_pkt } qs_state_t;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700108
109struct qs_port_priv {
110 u8 *pkt;
111 dma_addr_t pkt_dma;
112 qs_state_t state;
113};
114
Tejun Heo82ef04f2008-07-31 17:02:40 +0900115static int qs_scr_read(struct ata_link *link, unsigned int sc_reg, u32 *val);
116static int qs_scr_write(struct ata_link *link, unsigned int sc_reg, u32 val);
Jeff Garzik5796d1c2007-10-26 00:03:37 -0400117static int qs_ata_init_one(struct pci_dev *pdev, const struct pci_device_id *ent);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700118static int qs_port_start(struct ata_port *ap);
Jeff Garzikcca39742006-08-24 03:19:22 -0400119static void qs_host_stop(struct ata_host *host);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700120static void qs_qc_prep(struct ata_queued_cmd *qc);
Tejun Heo9a3d9eb2006-01-23 13:09:36 +0900121static unsigned int qs_qc_issue(struct ata_queued_cmd *qc);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700122static int qs_check_atapi_dma(struct ata_queued_cmd *qc);
Alan Coxb73fc892005-08-26 16:03:19 +0100123static void qs_bmdma_stop(struct ata_queued_cmd *qc);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700124static u8 qs_bmdma_status(struct ata_port *ap);
Mark Lord6004bda12007-11-07 10:54:15 -0500125static void qs_freeze(struct ata_port *ap);
126static void qs_thaw(struct ata_port *ap);
Tejun Heoa1efdab2008-03-25 12:22:50 +0900127static int qs_prereset(struct ata_link *link, unsigned long deadline);
Mark Lord6004bda12007-11-07 10:54:15 -0500128static void qs_error_handler(struct ata_port *ap);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700129
Jeff Garzik193515d2005-11-07 00:59:37 -0500130static struct scsi_host_template qs_ata_sht = {
Tejun Heo68d1d072008-03-25 12:22:49 +0900131 ATA_BASE_SHT(DRV_NAME),
Linus Torvalds1da177e2005-04-16 15:20:36 -0700132 .sg_tablesize = QS_MAX_PRD,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700133 .dma_boundary = QS_DMA_BOUNDARY,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700134};
135
Tejun Heo029cfd62008-03-25 12:22:49 +0900136static struct ata_port_operations qs_ata_ops = {
137 .inherits = &ata_sff_port_ops,
138
Linus Torvalds1da177e2005-04-16 15:20:36 -0700139 .check_atapi_dma = qs_check_atapi_dma,
Tejun Heo029cfd62008-03-25 12:22:49 +0900140 .bmdma_stop = qs_bmdma_stop,
141 .bmdma_status = qs_bmdma_status,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700142 .qc_prep = qs_qc_prep,
143 .qc_issue = qs_qc_issue,
Tejun Heo029cfd62008-03-25 12:22:49 +0900144
Mark Lord6004bda12007-11-07 10:54:15 -0500145 .freeze = qs_freeze,
146 .thaw = qs_thaw,
Tejun Heoa1efdab2008-03-25 12:22:50 +0900147 .prereset = qs_prereset,
148 .softreset = ATA_OP_NULL,
Mark Lord6004bda12007-11-07 10:54:15 -0500149 .error_handler = qs_error_handler,
Alan Coxc96f1732009-03-24 10:23:46 +0000150 .lost_interrupt = ATA_OP_NULL,
Tejun Heo029cfd62008-03-25 12:22:49 +0900151
Linus Torvalds1da177e2005-04-16 15:20:36 -0700152 .scr_read = qs_scr_read,
153 .scr_write = qs_scr_write,
Tejun Heo029cfd62008-03-25 12:22:49 +0900154
Linus Torvalds1da177e2005-04-16 15:20:36 -0700155 .port_start = qs_port_start,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700156 .host_stop = qs_host_stop,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700157};
158
Arjan van de Ven98ac62d2005-11-28 10:06:23 +0100159static const struct ata_port_info qs_port_info[] = {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700160 /* board_2068_idx */
161 {
Jeff Garzikcca39742006-08-24 03:19:22 -0400162 .flags = ATA_FLAG_SATA | ATA_FLAG_NO_LEGACY |
Albert Leee50362e2005-09-27 17:39:50 +0800163 ATA_FLAG_MMIO | ATA_FLAG_PIO_POLLING,
Erik Inge Bolsø14bdef92009-03-14 21:38:24 +0100164 .pio_mask = ATA_PIO4_ONLY,
Jeff Garzikbf6263a2007-07-09 12:16:50 -0400165 .udma_mask = ATA_UDMA6,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700166 .port_ops = &qs_ata_ops,
167 },
168};
169
Jeff Garzik3b7d6972005-11-10 11:04:11 -0500170static const struct pci_device_id qs_ata_pci_tbl[] = {
Jeff Garzik2d2744f2006-09-28 20:21:59 -0400171 { PCI_VDEVICE(PDC, 0x2068), board_2068_idx },
Linus Torvalds1da177e2005-04-16 15:20:36 -0700172
173 { } /* terminate list */
174};
175
176static struct pci_driver qs_ata_pci_driver = {
177 .name = DRV_NAME,
178 .id_table = qs_ata_pci_tbl,
179 .probe = qs_ata_init_one,
180 .remove = ata_pci_remove_one,
181};
182
Tejun Heo0d5ff562007-02-01 15:06:36 +0900183static void __iomem *qs_mmio_base(struct ata_host *host)
184{
185 return host->iomap[QS_MMIO_BAR];
186}
187
Linus Torvalds1da177e2005-04-16 15:20:36 -0700188static int qs_check_atapi_dma(struct ata_queued_cmd *qc)
189{
190 return 1; /* ATAPI DMA not supported */
191}
192
Jeff Garzikd18d36b2005-08-27 04:13:52 -0400193static void qs_bmdma_stop(struct ata_queued_cmd *qc)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700194{
195 /* nothing */
196}
197
198static u8 qs_bmdma_status(struct ata_port *ap)
199{
200 return 0;
201}
202
Linus Torvalds1da177e2005-04-16 15:20:36 -0700203static inline void qs_enter_reg_mode(struct ata_port *ap)
204{
Tejun Heo0d5ff562007-02-01 15:06:36 +0900205 u8 __iomem *chan = qs_mmio_base(ap->host) + (ap->port_no * 0x4000);
Mark Lord12ee7d32007-11-07 10:52:55 -0500206 struct qs_port_priv *pp = ap->private_data;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700207
Mark Lord12ee7d32007-11-07 10:52:55 -0500208 pp->state = qs_state_mmio;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700209 writeb(QS_CTR0_REG, chan + QS_CCT_CTR0);
210 readb(chan + QS_CCT_CTR0); /* flush */
211}
212
213static inline void qs_reset_channel_logic(struct ata_port *ap)
214{
Tejun Heo0d5ff562007-02-01 15:06:36 +0900215 u8 __iomem *chan = qs_mmio_base(ap->host) + (ap->port_no * 0x4000);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700216
217 writeb(QS_CTR1_RCHN, chan + QS_CCT_CTR1);
218 readb(chan + QS_CCT_CTR0); /* flush */
219 qs_enter_reg_mode(ap);
220}
221
Mark Lord6004bda12007-11-07 10:54:15 -0500222static void qs_freeze(struct ata_port *ap)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700223{
Mark Lord6004bda12007-11-07 10:54:15 -0500224 u8 __iomem *mmio_base = qs_mmio_base(ap->host);
225
226 writeb(0, mmio_base + QS_HCT_CTRL); /* disable host interrupts */
227 qs_enter_reg_mode(ap);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700228}
229
Mark Lord6004bda12007-11-07 10:54:15 -0500230static void qs_thaw(struct ata_port *ap)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700231{
Mark Lord6004bda12007-11-07 10:54:15 -0500232 u8 __iomem *mmio_base = qs_mmio_base(ap->host);
233
234 qs_enter_reg_mode(ap);
235 writeb(1, mmio_base + QS_HCT_CTRL); /* enable host interrupts */
236}
237
238static int qs_prereset(struct ata_link *link, unsigned long deadline)
239{
240 struct ata_port *ap = link->ap;
241
Linus Torvalds1da177e2005-04-16 15:20:36 -0700242 qs_reset_channel_logic(ap);
Tejun Heo9363c382008-04-07 22:47:16 +0900243 return ata_sff_prereset(link, deadline);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700244}
245
Tejun Heo82ef04f2008-07-31 17:02:40 +0900246static int qs_scr_read(struct ata_link *link, unsigned int sc_reg, u32 *val)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700247{
248 if (sc_reg > SCR_CONTROL)
Tejun Heoda3dbb12007-07-16 14:29:40 +0900249 return -EINVAL;
Tejun Heo82ef04f2008-07-31 17:02:40 +0900250 *val = readl(link->ap->ioaddr.scr_addr + (sc_reg * 8));
Tejun Heoda3dbb12007-07-16 14:29:40 +0900251 return 0;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700252}
253
Mark Lord6004bda12007-11-07 10:54:15 -0500254static void qs_error_handler(struct ata_port *ap)
255{
256 qs_enter_reg_mode(ap);
Tejun Heofe06e5f2010-05-10 21:41:39 +0200257 ata_sff_error_handler(ap);
Mark Lord6004bda12007-11-07 10:54:15 -0500258}
259
Tejun Heo82ef04f2008-07-31 17:02:40 +0900260static int qs_scr_write(struct ata_link *link, unsigned int sc_reg, u32 val)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700261{
262 if (sc_reg > SCR_CONTROL)
Tejun Heoda3dbb12007-07-16 14:29:40 +0900263 return -EINVAL;
Tejun Heo82ef04f2008-07-31 17:02:40 +0900264 writel(val, link->ap->ioaddr.scr_addr + (sc_reg * 8));
Tejun Heoda3dbb12007-07-16 14:29:40 +0900265 return 0;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700266}
267
Jeff Garzik828d09d2005-11-12 01:27:07 -0500268static unsigned int qs_fill_sg(struct ata_queued_cmd *qc)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700269{
Jeff Garzikcedc9a42005-10-05 07:13:30 -0400270 struct scatterlist *sg;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700271 struct ata_port *ap = qc->ap;
272 struct qs_port_priv *pp = ap->private_data;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700273 u8 *prd = pp->pkt + QS_CPB_BYTES;
Tejun Heoff2aeb12007-12-05 16:43:11 +0900274 unsigned int si;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700275
Tejun Heoff2aeb12007-12-05 16:43:11 +0900276 for_each_sg(qc->sg, sg, qc->n_elem, si) {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700277 u64 addr;
278 u32 len;
279
280 addr = sg_dma_address(sg);
281 *(__le64 *)prd = cpu_to_le64(addr);
282 prd += sizeof(u64);
283
284 len = sg_dma_len(sg);
285 *(__le32 *)prd = cpu_to_le32(len);
286 prd += sizeof(u64);
287
Tejun Heoff2aeb12007-12-05 16:43:11 +0900288 VPRINTK("PRD[%u] = (0x%llX, 0x%X)\n", si,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700289 (unsigned long long)addr, len);
290 }
Jeff Garzik828d09d2005-11-12 01:27:07 -0500291
Tejun Heoff2aeb12007-12-05 16:43:11 +0900292 return si;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700293}
294
295static void qs_qc_prep(struct ata_queued_cmd *qc)
296{
297 struct qs_port_priv *pp = qc->ap->private_data;
298 u8 dflags = QS_DF_PORD, *buf = pp->pkt;
299 u8 hflags = QS_HF_DAT | QS_HF_IEN | QS_HF_VLD;
300 u64 addr;
Jeff Garzik828d09d2005-11-12 01:27:07 -0500301 unsigned int nelem;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700302
303 VPRINTK("ENTER\n");
304
305 qs_enter_reg_mode(qc->ap);
Tejun Heof47451c2010-05-10 21:41:40 +0200306 if (qc->tf.protocol != ATA_PROT_DMA)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700307 return;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700308
Jeff Garzik828d09d2005-11-12 01:27:07 -0500309 nelem = qs_fill_sg(qc);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700310
311 if ((qc->tf.flags & ATA_TFLAG_WRITE))
312 hflags |= QS_HF_DIRO;
313 if ((qc->tf.flags & ATA_TFLAG_LBA48))
314 dflags |= QS_DF_ELBA;
315
316 /* host control block (HCB) */
317 buf[ 0] = QS_HCB_HDR;
318 buf[ 1] = hflags;
Tejun Heo726f0782007-01-03 17:30:39 +0900319 *(__le32 *)(&buf[ 4]) = cpu_to_le32(qc->nbytes);
Jeff Garzik828d09d2005-11-12 01:27:07 -0500320 *(__le32 *)(&buf[ 8]) = cpu_to_le32(nelem);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700321 addr = ((u64)pp->pkt_dma) + QS_CPB_BYTES;
322 *(__le64 *)(&buf[16]) = cpu_to_le64(addr);
323
324 /* device control block (DCB) */
325 buf[24] = QS_DCB_HDR;
326 buf[28] = dflags;
327
328 /* frame information structure (FIS) */
Tejun Heo99771262007-07-16 14:29:38 +0900329 ata_tf_to_fis(&qc->tf, 0, 1, &buf[32]);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700330}
331
332static inline void qs_packet_start(struct ata_queued_cmd *qc)
333{
334 struct ata_port *ap = qc->ap;
Tejun Heo0d5ff562007-02-01 15:06:36 +0900335 u8 __iomem *chan = qs_mmio_base(ap->host) + (ap->port_no * 0x4000);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700336
337 VPRINTK("ENTER, ap %p\n", ap);
338
339 writeb(QS_CTR0_CLER, chan + QS_CCT_CTR0);
340 wmb(); /* flush PRDs and pkt to memory */
341 writel(QS_CCF_RUN_PKT, chan + QS_CCT_CFF);
342 readl(chan + QS_CCT_CFF); /* flush */
343}
344
Tejun Heo9a3d9eb2006-01-23 13:09:36 +0900345static unsigned int qs_qc_issue(struct ata_queued_cmd *qc)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700346{
347 struct qs_port_priv *pp = qc->ap->private_data;
348
349 switch (qc->tf.protocol) {
350 case ATA_PROT_DMA:
Linus Torvalds1da177e2005-04-16 15:20:36 -0700351 pp->state = qs_state_pkt;
352 qs_packet_start(qc);
353 return 0;
354
Tejun Heo0dc36882007-12-18 16:34:43 -0500355 case ATAPI_PROT_DMA:
Linus Torvalds1da177e2005-04-16 15:20:36 -0700356 BUG();
357 break;
358
359 default:
360 break;
361 }
362
363 pp->state = qs_state_mmio;
Tejun Heo9363c382008-04-07 22:47:16 +0900364 return ata_sff_qc_issue(qc);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700365}
366
Mark Lord6004bda12007-11-07 10:54:15 -0500367static void qs_do_or_die(struct ata_queued_cmd *qc, u8 status)
368{
369 qc->err_mask |= ac_err_mask(status);
370
371 if (!qc->err_mask) {
372 ata_qc_complete(qc);
373 } else {
374 struct ata_port *ap = qc->ap;
375 struct ata_eh_info *ehi = &ap->link.eh_info;
376
377 ata_ehi_clear_desc(ehi);
378 ata_ehi_push_desc(ehi, "status 0x%02X", status);
379
380 if (qc->err_mask == AC_ERR_DEV)
381 ata_port_abort(ap);
382 else
383 ata_port_freeze(ap);
384 }
385}
386
Jeff Garzikcca39742006-08-24 03:19:22 -0400387static inline unsigned int qs_intr_pkt(struct ata_host *host)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700388{
389 unsigned int handled = 0;
390 u8 sFFE;
Tejun Heo0d5ff562007-02-01 15:06:36 +0900391 u8 __iomem *mmio_base = qs_mmio_base(host);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700392
393 do {
394 u32 sff0 = readl(mmio_base + QS_HST_SFF);
395 u32 sff1 = readl(mmio_base + QS_HST_SFF + 4);
396 u8 sEVLD = (sff1 >> 30) & 0x01; /* valid flag */
397 sFFE = sff1 >> 31; /* empty flag */
398
399 if (sEVLD) {
400 u8 sDST = sff0 >> 16; /* dev status */
401 u8 sHST = sff1 & 0x3f; /* host status */
402 unsigned int port_no = (sff1 >> 8) & 0x03;
Jeff Garzikcca39742006-08-24 03:19:22 -0400403 struct ata_port *ap = host->ports[port_no];
Tejun Heo3e4ec342010-05-10 21:41:30 +0200404 struct qs_port_priv *pp = ap->private_data;
405 struct ata_queued_cmd *qc;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700406
407 DPRINTK("SFF=%08x%08x: sCHAN=%u sHST=%d sDST=%02x\n",
408 sff1, sff0, port_no, sHST, sDST);
409 handled = 1;
Tejun Heo3e4ec342010-05-10 21:41:30 +0200410 if (!pp || pp->state != qs_state_pkt)
411 continue;
412 qc = ata_qc_from_tag(ap, ap->link.active_tag);
413 if (qc && (!(qc->tf.flags & ATA_TFLAG_POLLING))) {
414 switch (sHST) {
415 case 0: /* successful CPB */
416 case 3: /* device error */
417 qs_enter_reg_mode(qc->ap);
418 qs_do_or_die(qc, sDST);
419 break;
420 default:
421 break;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700422 }
423 }
424 }
425 } while (!sFFE);
426 return handled;
427}
428
Jeff Garzikcca39742006-08-24 03:19:22 -0400429static inline unsigned int qs_intr_mmio(struct ata_host *host)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700430{
431 unsigned int handled = 0, port_no;
432
Jeff Garzikcca39742006-08-24 03:19:22 -0400433 for (port_no = 0; port_no < host->n_ports; ++port_no) {
Tejun Heo3e4ec342010-05-10 21:41:30 +0200434 struct ata_port *ap = host->ports[port_no];
435 struct qs_port_priv *pp = ap->private_data;
436 struct ata_queued_cmd *qc;
437
438 qc = ata_qc_from_tag(ap, ap->link.active_tag);
439 if (!qc) {
440 /*
441 * The qstor hardware generates spurious
442 * interrupts from time to time when switching
443 * in and out of packet mode. There's no
444 * obvious way to know if we're here now due
445 * to that, so just ack the irq and pretend we
446 * knew it was ours.. (ugh). This does not
447 * affect packet mode.
448 */
449 ata_sff_check_status(ap);
450 handled = 1;
451 continue;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700452 }
Tejun Heo3e4ec342010-05-10 21:41:30 +0200453
454 if (!pp || pp->state != qs_state_mmio)
455 continue;
456 if (!(qc->tf.flags & ATA_TFLAG_POLLING))
Tejun Heoc3b28892010-05-19 22:10:21 +0200457 handled |= ata_sff_port_intr(ap, qc);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700458 }
459 return handled;
460}
461
David Howells7d12e782006-10-05 14:55:46 +0100462static irqreturn_t qs_intr(int irq, void *dev_instance)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700463{
Jeff Garzikcca39742006-08-24 03:19:22 -0400464 struct ata_host *host = dev_instance;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700465 unsigned int handled = 0;
Mark Lord904c7ba2007-11-07 10:53:41 -0500466 unsigned long flags;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700467
468 VPRINTK("ENTER\n");
469
Mark Lord904c7ba2007-11-07 10:53:41 -0500470 spin_lock_irqsave(&host->lock, flags);
Jeff Garzikcca39742006-08-24 03:19:22 -0400471 handled = qs_intr_pkt(host) | qs_intr_mmio(host);
Mark Lord904c7ba2007-11-07 10:53:41 -0500472 spin_unlock_irqrestore(&host->lock, flags);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700473
474 VPRINTK("EXIT\n");
475
476 return IRQ_RETVAL(handled);
477}
478
Tejun Heo0d5ff562007-02-01 15:06:36 +0900479static void qs_ata_setup_port(struct ata_ioports *port, void __iomem *base)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700480{
481 port->cmd_addr =
482 port->data_addr = base + 0x400;
483 port->error_addr =
484 port->feature_addr = base + 0x408; /* hob_feature = 0x409 */
485 port->nsect_addr = base + 0x410; /* hob_nsect = 0x411 */
486 port->lbal_addr = base + 0x418; /* hob_lbal = 0x419 */
487 port->lbam_addr = base + 0x420; /* hob_lbam = 0x421 */
488 port->lbah_addr = base + 0x428; /* hob_lbah = 0x429 */
489 port->device_addr = base + 0x430;
490 port->status_addr =
491 port->command_addr = base + 0x438;
492 port->altstatus_addr =
493 port->ctl_addr = base + 0x440;
494 port->scr_addr = base + 0xc00;
495}
496
497static int qs_port_start(struct ata_port *ap)
498{
Jeff Garzikcca39742006-08-24 03:19:22 -0400499 struct device *dev = ap->host->dev;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700500 struct qs_port_priv *pp;
Tejun Heo0d5ff562007-02-01 15:06:36 +0900501 void __iomem *mmio_base = qs_mmio_base(ap->host);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700502 void __iomem *chan = mmio_base + (ap->port_no * 0x4000);
503 u64 addr;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700504
Tejun Heo24dc5f32007-01-20 16:00:28 +0900505 pp = devm_kzalloc(dev, sizeof(*pp), GFP_KERNEL);
506 if (!pp)
507 return -ENOMEM;
508 pp->pkt = dmam_alloc_coherent(dev, QS_PKT_BYTES, &pp->pkt_dma,
509 GFP_KERNEL);
510 if (!pp->pkt)
511 return -ENOMEM;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700512 memset(pp->pkt, 0, QS_PKT_BYTES);
513 ap->private_data = pp;
514
Mark Lord12ee7d32007-11-07 10:52:55 -0500515 qs_enter_reg_mode(ap);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700516 addr = (u64)pp->pkt_dma;
517 writel((u32) addr, chan + QS_CCF_CPBA);
518 writel((u32)(addr >> 32), chan + QS_CCF_CPBA + 4);
519 return 0;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700520}
521
Jeff Garzikcca39742006-08-24 03:19:22 -0400522static void qs_host_stop(struct ata_host *host)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700523{
Tejun Heo0d5ff562007-02-01 15:06:36 +0900524 void __iomem *mmio_base = qs_mmio_base(host);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700525
526 writeb(0, mmio_base + QS_HCT_CTRL); /* disable host interrupts */
527 writeb(QS_CNFG3_GSRST, mmio_base + QS_HCF_CNFG3); /* global reset */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700528}
529
Tejun Heo4447d352007-04-17 23:44:08 +0900530static void qs_host_init(struct ata_host *host, unsigned int chip_id)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700531{
Tejun Heo4447d352007-04-17 23:44:08 +0900532 void __iomem *mmio_base = host->iomap[QS_MMIO_BAR];
Linus Torvalds1da177e2005-04-16 15:20:36 -0700533 unsigned int port_no;
534
535 writeb(0, mmio_base + QS_HCT_CTRL); /* disable host interrupts */
536 writeb(QS_CNFG3_GSRST, mmio_base + QS_HCF_CNFG3); /* global reset */
537
538 /* reset each channel in turn */
Tejun Heo4447d352007-04-17 23:44:08 +0900539 for (port_no = 0; port_no < host->n_ports; ++port_no) {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700540 u8 __iomem *chan = mmio_base + (port_no * 0x4000);
541 writeb(QS_CTR1_RDEV|QS_CTR1_RCHN, chan + QS_CCT_CTR1);
542 writeb(QS_CTR0_REG, chan + QS_CCT_CTR0);
543 readb(chan + QS_CCT_CTR0); /* flush */
544 }
545 writeb(QS_SERD3_PHY_ENA, mmio_base + QS_HVS_SERD3); /* enable phy */
546
Tejun Heo4447d352007-04-17 23:44:08 +0900547 for (port_no = 0; port_no < host->n_ports; ++port_no) {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700548 u8 __iomem *chan = mmio_base + (port_no * 0x4000);
549 /* set FIFO depths to same settings as Windows driver */
550 writew(32, chan + QS_CFC_HUFT);
551 writew(32, chan + QS_CFC_HDFT);
552 writew(10, chan + QS_CFC_DUFT);
553 writew( 8, chan + QS_CFC_DDFT);
554 /* set CPB size in bytes, as a power of two */
555 writeb(QS_CPB_ORDER, chan + QS_CCF_CSEP);
556 }
557 writeb(1, mmio_base + QS_HCT_CTRL); /* enable host interrupts */
558}
559
560/*
561 * The QStor understands 64-bit buses, and uses 64-bit fields
562 * for DMA pointers regardless of bus width. We just have to
563 * make sure our DMA masks are set appropriately for whatever
564 * bridge lies between us and the QStor, and then the DMA mapping
565 * code will ensure we only ever "see" appropriate buffer addresses.
566 * If we're 32-bit limited somewhere, then our 64-bit fields will
567 * just end up with zeros in the upper 32-bits, without any special
568 * logic required outside of this routine (below).
569 */
570static int qs_set_dma_masks(struct pci_dev *pdev, void __iomem *mmio_base)
571{
572 u32 bus_info = readl(mmio_base + QS_HID_HPHY);
573 int rc, have_64bit_bus = (bus_info & QS_HPHY_64BIT);
574
575 if (have_64bit_bus &&
Yang Hongyang6a355282009-04-06 19:01:13 -0700576 !pci_set_dma_mask(pdev, DMA_BIT_MASK(64))) {
577 rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64));
Linus Torvalds1da177e2005-04-16 15:20:36 -0700578 if (rc) {
Yang Hongyang284901a2009-04-06 19:01:15 -0700579 rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
Linus Torvalds1da177e2005-04-16 15:20:36 -0700580 if (rc) {
Jeff Garzika9524a72005-10-30 14:39:11 -0500581 dev_printk(KERN_ERR, &pdev->dev,
582 "64-bit DMA enable failed\n");
Linus Torvalds1da177e2005-04-16 15:20:36 -0700583 return rc;
584 }
585 }
586 } else {
Yang Hongyang284901a2009-04-06 19:01:15 -0700587 rc = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
Linus Torvalds1da177e2005-04-16 15:20:36 -0700588 if (rc) {
Jeff Garzika9524a72005-10-30 14:39:11 -0500589 dev_printk(KERN_ERR, &pdev->dev,
590 "32-bit DMA enable failed\n");
Linus Torvalds1da177e2005-04-16 15:20:36 -0700591 return rc;
592 }
Yang Hongyang284901a2009-04-06 19:01:15 -0700593 rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
Linus Torvalds1da177e2005-04-16 15:20:36 -0700594 if (rc) {
Jeff Garzika9524a72005-10-30 14:39:11 -0500595 dev_printk(KERN_ERR, &pdev->dev,
596 "32-bit consistent DMA enable failed\n");
Linus Torvalds1da177e2005-04-16 15:20:36 -0700597 return rc;
598 }
599 }
600 return 0;
601}
602
603static int qs_ata_init_one(struct pci_dev *pdev,
604 const struct pci_device_id *ent)
605{
606 static int printed_version;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700607 unsigned int board_idx = (unsigned int) ent->driver_data;
Tejun Heo4447d352007-04-17 23:44:08 +0900608 const struct ata_port_info *ppi[] = { &qs_port_info[board_idx], NULL };
609 struct ata_host *host;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700610 int rc, port_no;
611
612 if (!printed_version++)
Jeff Garzika9524a72005-10-30 14:39:11 -0500613 dev_printk(KERN_DEBUG, &pdev->dev, "version " DRV_VERSION "\n");
Linus Torvalds1da177e2005-04-16 15:20:36 -0700614
Tejun Heo4447d352007-04-17 23:44:08 +0900615 /* alloc host */
616 host = ata_host_alloc_pinfo(&pdev->dev, ppi, QS_PORTS);
617 if (!host)
618 return -ENOMEM;
619
620 /* acquire resources and fill host */
Tejun Heo24dc5f32007-01-20 16:00:28 +0900621 rc = pcim_enable_device(pdev);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700622 if (rc)
623 return rc;
624
Tejun Heo0d5ff562007-02-01 15:06:36 +0900625 if ((pci_resource_flags(pdev, QS_MMIO_BAR) & IORESOURCE_MEM) == 0)
Tejun Heo24dc5f32007-01-20 16:00:28 +0900626 return -ENODEV;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700627
Tejun Heo0d5ff562007-02-01 15:06:36 +0900628 rc = pcim_iomap_regions(pdev, 1 << QS_MMIO_BAR, DRV_NAME);
629 if (rc)
630 return rc;
Tejun Heo4447d352007-04-17 23:44:08 +0900631 host->iomap = pcim_iomap_table(pdev);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700632
Tejun Heo4447d352007-04-17 23:44:08 +0900633 rc = qs_set_dma_masks(pdev, host->iomap[QS_MMIO_BAR]);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700634 if (rc)
Tejun Heo24dc5f32007-01-20 16:00:28 +0900635 return rc;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700636
Tejun Heo4447d352007-04-17 23:44:08 +0900637 for (port_no = 0; port_no < host->n_ports; ++port_no) {
Tejun Heocbcdd872007-08-18 13:14:55 +0900638 struct ata_port *ap = host->ports[port_no];
639 unsigned int offset = port_no * 0x4000;
640 void __iomem *chan = host->iomap[QS_MMIO_BAR] + offset;
641
642 qs_ata_setup_port(&ap->ioaddr, chan);
643
644 ata_port_pbar_desc(ap, QS_MMIO_BAR, -1, "mmio");
645 ata_port_pbar_desc(ap, QS_MMIO_BAR, offset, "port");
Linus Torvalds1da177e2005-04-16 15:20:36 -0700646 }
647
Linus Torvalds1da177e2005-04-16 15:20:36 -0700648 /* initialize adapter */
Tejun Heo4447d352007-04-17 23:44:08 +0900649 qs_host_init(host, board_idx);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700650
Tejun Heo4447d352007-04-17 23:44:08 +0900651 pci_set_master(pdev);
652 return ata_host_activate(host, pdev->irq, qs_intr, IRQF_SHARED,
653 &qs_ata_sht);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700654}
655
656static int __init qs_ata_init(void)
657{
Pavel Roskinb7887192006-08-10 18:13:18 +0900658 return pci_register_driver(&qs_ata_pci_driver);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700659}
660
661static void __exit qs_ata_exit(void)
662{
663 pci_unregister_driver(&qs_ata_pci_driver);
664}
665
666MODULE_AUTHOR("Mark Lord");
667MODULE_DESCRIPTION("Pacific Digital Corporation QStor SATA low-level driver");
668MODULE_LICENSE("GPL");
669MODULE_DEVICE_TABLE(pci, qs_ata_pci_tbl);
670MODULE_VERSION(DRV_VERSION);
671
672module_init(qs_ata_init);
673module_exit(qs_ata_exit);