Stephen Warren | a3c9454 | 2012-04-04 09:27:49 -0600 | [diff] [blame] | 1 | NVIDIA Tegra30 pinmux controller |
| 2 | |
| 3 | The Tegra30 pinctrl binding is very similar to the Tegra20 pinctrl binding, |
| 4 | as described in nvidia,tegra20-pinmux.txt. In fact, this document assumes |
| 5 | that binding as a baseline, and only documents the differences between the |
| 6 | two bindings. |
| 7 | |
| 8 | Required properties: |
| 9 | - compatible: "nvidia,tegra30-pinmux" |
| 10 | - reg: Should contain the register physical address and length for each of |
| 11 | the pad control and mux registers. |
| 12 | |
| 13 | Tegra30 adds the following optional properties for pin configuration subnodes: |
| 14 | - nvidia,enable-input: Integer. Enable the pin's input path. 0: no, 1: yes. |
| 15 | - nvidia,open-drain: Integer. Enable open drain mode. 0: no, 1: yes. |
| 16 | - nvidia,lock: Integer. Lock the pin configuration against further changes |
| 17 | until reset. 0: no, 1: yes. |
| 18 | - nvidia,io-reset: Integer. Reset the IO path. 0: no, 1: yes. |
| 19 | |
| 20 | As with Tegra20, see the Tegra TRM for complete details regarding which groups |
| 21 | support which functionality. |
| 22 | |
| 23 | Valid values for pin and group names are: |
| 24 | |
| 25 | per-pin mux groups: |
| 26 | |
| 27 | These all support nvidia,function, nvidia,tristate, nvidia,pull, |
| 28 | nvidia,enable-input, nvidia,lock. Some support nvidia,open-drain, |
| 29 | nvidia,io-reset. |
| 30 | |
| 31 | clk_32k_out_pa0, uart3_cts_n_pa1, dap2_fs_pa2, dap2_sclk_pa3, |
| 32 | dap2_din_pa4, dap2_dout_pa5, sdmmc3_clk_pa6, sdmmc3_cmd_pa7, gmi_a17_pb0, |
| 33 | gmi_a18_pb1, lcd_pwr0_pb2, lcd_pclk_pb3, sdmmc3_dat3_pb4, sdmmc3_dat2_pb5, |
| 34 | sdmmc3_dat1_pb6, sdmmc3_dat0_pb7, uart3_rts_n_pc0, lcd_pwr1_pc1, |
| 35 | uart2_txd_pc2, uart2_rxd_pc3, gen1_i2c_scl_pc4, gen1_i2c_sda_pc5, |
| 36 | lcd_pwr2_pc6, gmi_wp_n_pc7, sdmmc3_dat5_pd0, sdmmc3_dat4_pd1, lcd_dc1_pd2, |
| 37 | sdmmc3_dat6_pd3, sdmmc3_dat7_pd4, vi_d1_pd5, vi_vsync_pd6, vi_hsync_pd7, |
| 38 | lcd_d0_pe0, lcd_d1_pe1, lcd_d2_pe2, lcd_d3_pe3, lcd_d4_pe4, lcd_d5_pe5, |
| 39 | lcd_d6_pe6, lcd_d7_pe7, lcd_d8_pf0, lcd_d9_pf1, lcd_d10_pf2, lcd_d11_pf3, |
| 40 | lcd_d12_pf4, lcd_d13_pf5, lcd_d14_pf6, lcd_d15_pf7, gmi_ad0_pg0, |
| 41 | gmi_ad1_pg1, gmi_ad2_pg2, gmi_ad3_pg3, gmi_ad4_pg4, gmi_ad5_pg5, |
| 42 | gmi_ad6_pg6, gmi_ad7_pg7, gmi_ad8_ph0, gmi_ad9_ph1, gmi_ad10_ph2, |
| 43 | gmi_ad11_ph3, gmi_ad12_ph4, gmi_ad13_ph5, gmi_ad14_ph6, gmi_ad15_ph7, |
| 44 | gmi_wr_n_pi0, gmi_oe_n_pi1, gmi_dqs_pi2, gmi_cs6_n_pi3, gmi_rst_n_pi4, |
| 45 | gmi_iordy_pi5, gmi_cs7_n_pi6, gmi_wait_pi7, gmi_cs0_n_pj0, lcd_de_pj1, |
| 46 | gmi_cs1_n_pj2, lcd_hsync_pj3, lcd_vsync_pj4, uart2_cts_n_pj5, |
| 47 | uart2_rts_n_pj6, gmi_a16_pj7, gmi_adv_n_pk0, gmi_clk_pk1, gmi_cs4_n_pk2, |
| 48 | gmi_cs2_n_pk3, gmi_cs3_n_pk4, spdif_out_pk5, spdif_in_pk6, gmi_a19_pk7, |
| 49 | vi_d2_pl0, vi_d3_pl1, vi_d4_pl2, vi_d5_pl3, vi_d6_pl4, vi_d7_pl5, |
| 50 | vi_d8_pl6, vi_d9_pl7, lcd_d16_pm0, lcd_d17_pm1, lcd_d18_pm2, lcd_d19_pm3, |
| 51 | lcd_d20_pm4, lcd_d21_pm5, lcd_d22_pm6, lcd_d23_pm7, dap1_fs_pn0, |
| 52 | dap1_din_pn1, dap1_dout_pn2, dap1_sclk_pn3, lcd_cs0_n_pn4, lcd_sdout_pn5, |
| 53 | lcd_dc0_pn6, hdmi_int_pn7, ulpi_data7_po0, ulpi_data0_po1, ulpi_data1_po2, |
| 54 | ulpi_data2_po3, ulpi_data3_po4, ulpi_data4_po5, ulpi_data5_po6, |
| 55 | ulpi_data6_po7, dap3_fs_pp0, dap3_din_pp1, dap3_dout_pp2, dap3_sclk_pp3, |
| 56 | dap4_fs_pp4, dap4_din_pp5, dap4_dout_pp6, dap4_sclk_pp7, kb_col0_pq0, |
| 57 | kb_col1_pq1, kb_col2_pq2, kb_col3_pq3, kb_col4_pq4, kb_col5_pq5, |
| 58 | kb_col6_pq6, kb_col7_pq7, kb_row0_pr0, kb_row1_pr1, kb_row2_pr2, |
| 59 | kb_row3_pr3, kb_row4_pr4, kb_row5_pr5, kb_row6_pr6, kb_row7_pr7, |
| 60 | kb_row8_ps0, kb_row9_ps1, kb_row10_ps2, kb_row11_ps3, kb_row12_ps4, |
| 61 | kb_row13_ps5, kb_row14_ps6, kb_row15_ps7, vi_pclk_pt0, vi_mclk_pt1, |
| 62 | vi_d10_pt2, vi_d11_pt3, vi_d0_pt4, gen2_i2c_scl_pt5, gen2_i2c_sda_pt6, |
| 63 | sdmmc4_cmd_pt7, pu0, pu1, pu2, pu3, pu4, pu5, pu6, jtag_rtck_pu7, pv0, |
| 64 | pv1, pv2, pv3, ddc_scl_pv4, ddc_sda_pv5, crt_hsync_pv6, crt_vsync_pv7, |
| 65 | lcd_cs1_n_pw0, lcd_m1_pw1, spi2_cs1_n_pw2, spi2_cs2_n_pw3, clk1_out_pw4, |
| 66 | clk2_out_pw5, uart3_txd_pw6, uart3_rxd_pw7, spi2_mosi_px0, spi2_miso_px1, |
| 67 | spi2_sck_px2, spi2_cs0_n_px3, spi1_mosi_px4, spi1_sck_px5, spi1_cs0_n_px6, |
| 68 | spi1_miso_px7, ulpi_clk_py0, ulpi_dir_py1, ulpi_nxt_py2, ulpi_stp_py3, |
| 69 | sdmmc1_dat3_py4, sdmmc1_dat2_py5, sdmmc1_dat1_py6, sdmmc1_dat0_py7, |
| 70 | sdmmc1_clk_pz0, sdmmc1_cmd_pz1, lcd_sdin_pz2, lcd_wr_n_pz3, lcd_sck_pz4, |
| 71 | sys_clk_req_pz5, pwr_i2c_scl_pz6, pwr_i2c_sda_pz7, sdmmc4_dat0_paa0, |
| 72 | sdmmc4_dat1_paa1, sdmmc4_dat2_paa2, sdmmc4_dat3_paa3, sdmmc4_dat4_paa4, |
| 73 | sdmmc4_dat5_paa5, sdmmc4_dat6_paa6, sdmmc4_dat7_paa7, pbb0, |
| 74 | cam_i2c_scl_pbb1, cam_i2c_sda_pbb2, pbb3, pbb4, pbb5, pbb6, pbb7, |
| 75 | cam_mclk_pcc0, pcc1, pcc2, sdmmc4_rst_n_pcc3, sdmmc4_clk_pcc4, |
| 76 | clk2_req_pcc5, pex_l2_rst_n_pcc6, pex_l2_clkreq_n_pcc7, |
| 77 | pex_l0_prsnt_n_pdd0, pex_l0_rst_n_pdd1, pex_l0_clkreq_n_pdd2, |
| 78 | pex_wake_n_pdd3, pex_l1_prsnt_n_pdd4, pex_l1_rst_n_pdd5, |
| 79 | pex_l1_clkreq_n_pdd6, pex_l2_prsnt_n_pdd7, clk3_out_pee0, clk3_req_pee1, |
| 80 | clk1_req_pee2, hdmi_cec_pee3, clk_32k_in, core_pwr_req, cpu_pwr_req, owr, |
| 81 | pwr_int_n. |
| 82 | |
| 83 | drive groups: |
| 84 | |
| 85 | These all support nvidia,pull-down-strength, nvidia,pull-up-strength, |
Pritesh Raithatha | d6ec6b6 | 2012-10-17 17:07:00 +0530 | [diff] [blame] | 86 | nvidia,slew-rate-rising, nvidia,slew-rate-falling. Most but not all |
Stephen Warren | a3c9454 | 2012-04-04 09:27:49 -0600 | [diff] [blame] | 87 | support nvidia,high-speed-mode, nvidia,schmitt, nvidia,low-power-mode. |
| 88 | |
| 89 | ao1, ao2, at1, at2, at3, at4, at5, cdev1, cdev2, cec, crt, csus, dap1, |
| 90 | dap2, dap3, dap4, dbg, ddc, dev3, gma, gmb, gmc, gmd, gme, gmf, gmg, |
| 91 | gmh, gpv, lcd1, lcd2, owr, sdio1, sdio2, sdio3, spi, uaa, uab, uart2, |
| 92 | uart3, uda, vi1. |
| 93 | |
Laxman Dewangan | b3a3865 | 2013-07-30 16:34:21 +0530 | [diff] [blame] | 94 | Valid values for nvidia,functions are: |
| 95 | |
| 96 | blink, cec, clk_12m_out, clk_32k_in, core_pwr_req, cpu_pwr_req, crt, |
| 97 | dap, ddr, dev3, displaya, displayb, dtv, extperiph1, extperiph2, |
| 98 | extperiph3, gmi, gmi_alt, hda, hdcp, hdmi, hsi, i2c1, i2c2, i2c3, |
| 99 | i2c4, i2cpwr, i2s0, i2s1, i2s2, i2s3, i2s4, invalid, kbc, mio, nand, |
| 100 | nand_alt, owr, pcie, pwm0, pwm1, pwm2, pwm3, pwr_int_n, rsvd1, rsvd2, |
| 101 | rsvd3, rsvd4, rtck, sata, sdmmc1, sdmmc2, sdmmc3, sdmmc4, spdif, spi1, |
| 102 | spi2, spi2_alt, spi3, spi4, spi5, spi6, sysclk, test, trace, uarta, |
| 103 | uartb, uartc, uartd, uarte, ulpi, vgp1, vgp2, vgp3, vgp4, vgp5, vgp6, |
| 104 | vi, vi_alt1, vi_alt2, vi_alt3 |
| 105 | |
Stephen Warren | a3c9454 | 2012-04-04 09:27:49 -0600 | [diff] [blame] | 106 | Example: |
| 107 | |
| 108 | pinctrl@70000000 { |
| 109 | compatible = "nvidia,tegra30-pinmux"; |
| 110 | reg = < 0x70000868 0xd0 /* Pad control registers */ |
| 111 | 0x70003000 0x3e0 >; /* Mux registers */ |
| 112 | }; |
| 113 | |
| 114 | Example board file extract: |
| 115 | |
| 116 | pinctrl@70000000 { |
| 117 | sdmmc4_default: pinmux { |
| 118 | sdmmc4_clk_pcc4 { |
| 119 | nvidia,pins = "sdmmc4_clk_pcc4", |
| 120 | "sdmmc4_rst_n_pcc3"; |
| 121 | nvidia,function = "sdmmc4"; |
| 122 | nvidia,pull = <0>; |
| 123 | nvidia,tristate = <0>; |
| 124 | }; |
| 125 | sdmmc4_dat0_paa0 { |
| 126 | nvidia,pins = "sdmmc4_dat0_paa0", |
| 127 | "sdmmc4_dat1_paa1", |
| 128 | "sdmmc4_dat2_paa2", |
| 129 | "sdmmc4_dat3_paa3", |
| 130 | "sdmmc4_dat4_paa4", |
| 131 | "sdmmc4_dat5_paa5", |
| 132 | "sdmmc4_dat6_paa6", |
| 133 | "sdmmc4_dat7_paa7"; |
| 134 | nvidia,function = "sdmmc4"; |
| 135 | nvidia,pull = <2>; |
| 136 | nvidia,tristate = <0>; |
| 137 | }; |
| 138 | }; |
| 139 | }; |
| 140 | |
| 141 | sdhci@78000400 { |
| 142 | pinctrl-names = "default"; |
| 143 | pinctrl-0 = <&sdmmc4_default>; |
| 144 | }; |