blob: 97f4acb54ad626795972ffb8e35572101d05d08d [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * sata_promise.c - Promise SATA
3 *
Tejun Heo8c3d3d42013-05-14 11:09:50 -07004 * Maintained by: Tejun Heo <tj@kernel.org>
Mikael Pettersson743a7ec2013-09-25 22:21:55 +02005 * Mikael Pettersson
Linus Torvalds1da177e2005-04-16 15:20:36 -07006 * Please ALWAYS copy linux-ide@vger.kernel.org
7 * on emails.
8 *
9 * Copyright 2003-2004 Red Hat, Inc.
10 *
Linus Torvalds1da177e2005-04-16 15:20:36 -070011 *
Jeff Garzikaf36d7f2005-08-28 20:18:39 -040012 * This program is free software; you can redistribute it and/or modify
13 * it under the terms of the GNU General Public License as published by
14 * the Free Software Foundation; either version 2, or (at your option)
15 * any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; see the file COPYING. If not, write to
24 * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
25 *
26 *
27 * libata documentation is available via 'make {ps|pdf}docs',
28 * as Documentation/DocBook/libata.*
29 *
30 * Hardware information only available under NDA.
Linus Torvalds1da177e2005-04-16 15:20:36 -070031 *
32 */
33
34#include <linux/kernel.h>
35#include <linux/module.h>
Tejun Heo5a0e3ad2010-03-24 17:04:11 +090036#include <linux/gfp.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070037#include <linux/pci.h>
38#include <linux/init.h>
39#include <linux/blkdev.h>
40#include <linux/delay.h>
41#include <linux/interrupt.h>
Jeff Garzika9524a72005-10-30 14:39:11 -050042#include <linux/device.h>
Mikael Pettersson95006182007-01-09 10:51:46 +010043#include <scsi/scsi.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070044#include <scsi/scsi_host.h>
Jeff Garzik193515d2005-11-07 00:59:37 -050045#include <scsi/scsi_cmnd.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070046#include <linux/libata.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070047#include "sata_promise.h"
48
49#define DRV_NAME "sata_promise"
Mikael Petterssonc07a9c42008-03-23 18:41:01 +010050#define DRV_VERSION "2.12"
Linus Torvalds1da177e2005-04-16 15:20:36 -070051
52enum {
Tejun Heoeca25dc2007-04-17 23:44:07 +090053 PDC_MAX_PORTS = 4,
Tejun Heo0d5ff562007-02-01 15:06:36 +090054 PDC_MMIO_BAR = 3,
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +010055 PDC_MAX_PRD = LIBATA_MAX_PRD - 1, /* -1 for ASIC PRD bug workaround */
Tejun Heo0d5ff562007-02-01 15:06:36 +090056
Mikael Pettersson821d22c2008-05-17 18:48:15 +020057 /* host register offsets (from host->iomap[PDC_MMIO_BAR]) */
58 PDC_INT_SEQMASK = 0x40, /* Mask of asserted SEQ INTs */
59 PDC_FLASH_CTL = 0x44, /* Flash control register */
Mikael Petterssonff7cddf2009-09-15 15:08:47 +020060 PDC_PCI_CTL = 0x48, /* PCI control/status reg */
Mikael Pettersson821d22c2008-05-17 18:48:15 +020061 PDC_SATA_PLUG_CSR = 0x6C, /* SATA Plug control/status reg */
62 PDC2_SATA_PLUG_CSR = 0x60, /* SATAII Plug control/status reg */
63 PDC_TBG_MODE = 0x41C, /* TBG mode (not SATAII) */
64 PDC_SLEW_CTL = 0x470, /* slew rate control reg (not SATAII) */
65
66 /* per-port ATA register offsets (from ap->ioaddr.cmd_addr) */
Mikael Pettersson95006182007-01-09 10:51:46 +010067 PDC_FEATURE = 0x04, /* Feature/Error reg (per port) */
68 PDC_SECTOR_COUNT = 0x08, /* Sector count reg (per port) */
69 PDC_SECTOR_NUMBER = 0x0C, /* Sector number reg (per port) */
70 PDC_CYLINDER_LOW = 0x10, /* Cylinder low reg (per port) */
71 PDC_CYLINDER_HIGH = 0x14, /* Cylinder high reg (per port) */
72 PDC_DEVICE = 0x18, /* Device/Head reg (per port) */
73 PDC_COMMAND = 0x1C, /* Command/status reg (per port) */
Mikael Pettersson73fd4562007-01-10 09:32:34 +010074 PDC_ALTSTATUS = 0x38, /* Alternate-status/device-control reg (per port) */
Linus Torvalds1da177e2005-04-16 15:20:36 -070075 PDC_PKT_SUBMIT = 0x40, /* Command packet pointer addr */
Linus Torvalds1da177e2005-04-16 15:20:36 -070076 PDC_GLOBAL_CTL = 0x48, /* Global control/status (per port) */
77 PDC_CTLSTAT = 0x60, /* IDE control and status (per port) */
Mikael Pettersson821d22c2008-05-17 18:48:15 +020078
79 /* per-port SATA register offsets (from ap->ioaddr.scr_addr) */
Mikael Petterssonff7cddf2009-09-15 15:08:47 +020080 PDC_SATA_ERROR = 0x04,
Mikael Pettersson821d22c2008-05-17 18:48:15 +020081 PDC_PHYMODE4 = 0x14,
Mikael Petterssonff7cddf2009-09-15 15:08:47 +020082 PDC_LINK_LAYER_ERRORS = 0x6C,
83 PDC_FPDMA_CTLSTAT = 0xD8,
84 PDC_INTERNAL_DEBUG_1 = 0xF8, /* also used for PATA */
85 PDC_INTERNAL_DEBUG_2 = 0xFC, /* also used for PATA */
86
87 /* PDC_FPDMA_CTLSTAT bit definitions */
88 PDC_FPDMA_CTLSTAT_RESET = 1 << 3,
89 PDC_FPDMA_CTLSTAT_DMASETUP_INT_FLAG = 1 << 10,
90 PDC_FPDMA_CTLSTAT_SETDB_INT_FLAG = 1 << 11,
Linus Torvalds1da177e2005-04-16 15:20:36 -070091
Mikael Pettersson176efb02007-03-14 09:51:35 +010092 /* PDC_GLOBAL_CTL bit definitions */
93 PDC_PH_ERR = (1 << 8), /* PCI error while loading packet */
94 PDC_SH_ERR = (1 << 9), /* PCI error while loading S/G table */
95 PDC_DH_ERR = (1 << 10), /* PCI error while loading data */
96 PDC2_HTO_ERR = (1 << 12), /* host bus timeout */
97 PDC2_ATA_HBA_ERR = (1 << 13), /* error during SATA DATA FIS transmission */
98 PDC2_ATA_DMA_CNT_ERR = (1 << 14), /* DMA DATA FIS size differs from S/G count */
99 PDC_OVERRUN_ERR = (1 << 19), /* S/G byte count larger than HD requires */
100 PDC_UNDERRUN_ERR = (1 << 20), /* S/G byte count less than HD requires */
101 PDC_DRIVE_ERR = (1 << 21), /* drive error */
102 PDC_PCI_SYS_ERR = (1 << 22), /* PCI system error */
103 PDC1_PCI_PARITY_ERR = (1 << 23), /* PCI parity error (from SATA150 driver) */
104 PDC1_ERR_MASK = PDC1_PCI_PARITY_ERR,
Jeff Garzik5796d1c2007-10-26 00:03:37 -0400105 PDC2_ERR_MASK = PDC2_HTO_ERR | PDC2_ATA_HBA_ERR |
106 PDC2_ATA_DMA_CNT_ERR,
107 PDC_ERR_MASK = PDC_PH_ERR | PDC_SH_ERR | PDC_DH_ERR |
108 PDC_OVERRUN_ERR | PDC_UNDERRUN_ERR |
109 PDC_DRIVE_ERR | PDC_PCI_SYS_ERR |
110 PDC1_ERR_MASK | PDC2_ERR_MASK,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700111
112 board_2037x = 0, /* FastTrak S150 TX2plus */
Tejun Heoeca25dc2007-04-17 23:44:07 +0900113 board_2037x_pata = 1, /* FastTrak S150 TX2plus PATA port */
114 board_20319 = 2, /* FastTrak S150 TX4 */
115 board_20619 = 3, /* FastTrak TX4000 */
116 board_2057x = 4, /* SATAII150 Tx2plus */
Mikael Petterssond0e58032007-06-19 21:53:30 +0200117 board_2057x_pata = 5, /* SATAII150 Tx2plus PATA port */
Tejun Heoeca25dc2007-04-17 23:44:07 +0900118 board_40518 = 6, /* SATAII150 Tx4 */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700119
Luke Kosewski6340f012006-01-28 12:39:29 -0500120 PDC_HAS_PATA = (1 << 1), /* PDC20375/20575 has PATA */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700121
Mikael Pettersson95006182007-01-09 10:51:46 +0100122 /* Sequence counter control registers bit definitions */
123 PDC_SEQCNTRL_INT_MASK = (1 << 5), /* Sequence Interrupt Mask */
124
125 /* Feature register values */
126 PDC_FEATURE_ATAPI_PIO = 0x00, /* ATAPI data xfer by PIO */
127 PDC_FEATURE_ATAPI_DMA = 0x01, /* ATAPI data xfer by DMA */
128
129 /* Device/Head register values */
130 PDC_DEVICE_SATA = 0xE0, /* Device/Head value for SATA devices */
131
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100132 /* PDC_CTLSTAT bit definitions */
133 PDC_DMA_ENABLE = (1 << 7),
134 PDC_IRQ_DISABLE = (1 << 10),
Linus Torvalds1da177e2005-04-16 15:20:36 -0700135 PDC_RESET = (1 << 11), /* HDMA reset */
Jeff Garzik50630192005-12-13 02:29:45 -0500136
Sergei Shtylyov9cbe0562011-02-04 22:05:48 +0300137 PDC_COMMON_FLAGS = ATA_FLAG_PIO_POLLING,
Mikael Petterssonb2d1eee2006-11-22 22:00:15 +0100138
Tejun Heoeca25dc2007-04-17 23:44:07 +0900139 /* ap->flags bits */
140 PDC_FLAG_GEN_II = (1 << 24),
141 PDC_FLAG_SATA_PATA = (1 << 25), /* supports SATA + PATA */
142 PDC_FLAG_4_PORTS = (1 << 26), /* 4 ports */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700143};
144
Linus Torvalds1da177e2005-04-16 15:20:36 -0700145struct pdc_port_priv {
146 u8 *pkt;
147 dma_addr_t pkt_dma;
148};
149
Mikael Pettersson3100d492012-09-16 20:53:43 +0200150struct pdc_host_priv {
151 spinlock_t hard_reset_lock;
152};
153
Tejun Heo82ef04f2008-07-31 17:02:40 +0900154static int pdc_sata_scr_read(struct ata_link *link, unsigned int sc_reg, u32 *val);
155static int pdc_sata_scr_write(struct ata_link *link, unsigned int sc_reg, u32 val);
Mikael Pettersson7715a6f2008-05-17 18:49:09 +0200156static int pdc_ata_init_one(struct pci_dev *pdev, const struct pci_device_id *ent);
Tejun Heoeca25dc2007-04-17 23:44:07 +0900157static int pdc_common_port_start(struct ata_port *ap);
158static int pdc_sata_port_start(struct ata_port *ap);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700159static void pdc_qc_prep(struct ata_queued_cmd *qc);
Jeff Garzik057ace52005-10-22 14:27:05 -0400160static void pdc_tf_load_mmio(struct ata_port *ap, const struct ata_taskfile *tf);
161static void pdc_exec_command_mmio(struct ata_port *ap, const struct ata_taskfile *tf);
Mikael Pettersson95006182007-01-09 10:51:46 +0100162static int pdc_check_atapi_dma(struct ata_queued_cmd *qc);
Mikael Pettersson724114a2007-03-11 21:20:43 +0100163static int pdc_old_sata_check_atapi_dma(struct ata_queued_cmd *qc);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700164static void pdc_irq_clear(struct ata_port *ap);
Tejun Heo9363c382008-04-07 22:47:16 +0900165static unsigned int pdc_qc_issue(struct ata_queued_cmd *qc);
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100166static void pdc_freeze(struct ata_port *ap);
Mikael Petterssonc07a9c42008-03-23 18:41:01 +0100167static void pdc_sata_freeze(struct ata_port *ap);
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100168static void pdc_thaw(struct ata_port *ap);
Mikael Petterssonc07a9c42008-03-23 18:41:01 +0100169static void pdc_sata_thaw(struct ata_port *ap);
Mikael Petterssoncadef672008-10-31 08:03:55 +0100170static int pdc_pata_softreset(struct ata_link *link, unsigned int *class,
171 unsigned long deadline);
172static int pdc_sata_hardreset(struct ata_link *link, unsigned int *class,
173 unsigned long deadline);
Tejun Heoa1efdab2008-03-25 12:22:50 +0900174static void pdc_error_handler(struct ata_port *ap);
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100175static void pdc_post_internal_cmd(struct ata_queued_cmd *qc);
Mikael Pettersson724114a2007-03-11 21:20:43 +0100176static int pdc_pata_cable_detect(struct ata_port *ap);
177static int pdc_sata_cable_detect(struct ata_port *ap);
Jeff Garzik374b1872005-08-30 05:42:52 -0400178
Jeff Garzik193515d2005-11-07 00:59:37 -0500179static struct scsi_host_template pdc_ata_sht = {
Tejun Heo68d1d072008-03-25 12:22:49 +0900180 ATA_BASE_SHT(DRV_NAME),
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +0100181 .sg_tablesize = PDC_MAX_PRD,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700182 .dma_boundary = ATA_DMA_BOUNDARY,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700183};
184
Tejun Heo029cfd62008-03-25 12:22:49 +0900185static const struct ata_port_operations pdc_common_ops = {
186 .inherits = &ata_sff_port_ops,
Mikael Pettersson95006182007-01-09 10:51:46 +0100187
Tejun Heo5682ed32008-04-07 22:47:16 +0900188 .sff_tf_load = pdc_tf_load_mmio,
189 .sff_exec_command = pdc_exec_command_mmio,
Tejun Heo029cfd62008-03-25 12:22:49 +0900190 .check_atapi_dma = pdc_check_atapi_dma,
Mikael Pettersson95006182007-01-09 10:51:46 +0100191 .qc_prep = pdc_qc_prep,
Tejun Heo9363c382008-04-07 22:47:16 +0900192 .qc_issue = pdc_qc_issue,
Alan Coxc96f1732009-03-24 10:23:46 +0000193
Tejun Heo5682ed32008-04-07 22:47:16 +0900194 .sff_irq_clear = pdc_irq_clear,
Alan Coxc96f1732009-03-24 10:23:46 +0000195 .lost_interrupt = ATA_OP_NULL,
Tejun Heo029cfd62008-03-25 12:22:49 +0900196
197 .post_internal_cmd = pdc_post_internal_cmd,
Tejun Heoa1efdab2008-03-25 12:22:50 +0900198 .error_handler = pdc_error_handler,
Tejun Heo029cfd62008-03-25 12:22:49 +0900199};
200
201static struct ata_port_operations pdc_sata_ops = {
202 .inherits = &pdc_common_ops,
203 .cable_detect = pdc_sata_cable_detect,
Mikael Petterssonc07a9c42008-03-23 18:41:01 +0100204 .freeze = pdc_sata_freeze,
205 .thaw = pdc_sata_thaw,
Mikael Pettersson95006182007-01-09 10:51:46 +0100206 .scr_read = pdc_sata_scr_read,
207 .scr_write = pdc_sata_scr_write,
Tejun Heoeca25dc2007-04-17 23:44:07 +0900208 .port_start = pdc_sata_port_start,
Mikael Petterssoncadef672008-10-31 08:03:55 +0100209 .hardreset = pdc_sata_hardreset,
Mikael Pettersson95006182007-01-09 10:51:46 +0100210};
211
Mikael Pettersson0ae66542009-09-15 15:07:32 +0200212/* First-generation chips need a more restrictive ->check_atapi_dma op,
213 and ->freeze/thaw that ignore the hotplug controls. */
Tejun Heo029cfd62008-03-25 12:22:49 +0900214static struct ata_port_operations pdc_old_sata_ops = {
215 .inherits = &pdc_sata_ops,
Mikael Pettersson0ae66542009-09-15 15:07:32 +0200216 .freeze = pdc_freeze,
217 .thaw = pdc_thaw,
Mikael Pettersson724114a2007-03-11 21:20:43 +0100218 .check_atapi_dma = pdc_old_sata_check_atapi_dma,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700219};
220
Tejun Heo029cfd62008-03-25 12:22:49 +0900221static struct ata_port_operations pdc_pata_ops = {
222 .inherits = &pdc_common_ops,
223 .cable_detect = pdc_pata_cable_detect,
Mikael Pettersson53873732007-02-11 23:19:53 +0100224 .freeze = pdc_freeze,
225 .thaw = pdc_thaw,
Tejun Heoeca25dc2007-04-17 23:44:07 +0900226 .port_start = pdc_common_port_start,
Mikael Petterssoncadef672008-10-31 08:03:55 +0100227 .softreset = pdc_pata_softreset,
Jeff Garzik2cba5822005-08-29 05:12:30 -0400228};
229
Arjan van de Ven98ac62d2005-11-28 10:06:23 +0100230static const struct ata_port_info pdc_port_info[] = {
Mikael Pettersson5595ddf2007-10-30 14:21:55 +0100231 [board_2037x] =
Linus Torvalds1da177e2005-04-16 15:20:36 -0700232 {
Tejun Heoeca25dc2007-04-17 23:44:07 +0900233 .flags = PDC_COMMON_FLAGS | ATA_FLAG_SATA |
234 PDC_FLAG_SATA_PATA,
Erik Inge Bolsø14bdef92009-03-14 21:38:24 +0100235 .pio_mask = ATA_PIO4,
236 .mwdma_mask = ATA_MWDMA2,
Jeff Garzik469248a2007-07-08 01:13:16 -0400237 .udma_mask = ATA_UDMA6,
Mikael Pettersson95006182007-01-09 10:51:46 +0100238 .port_ops = &pdc_old_sata_ops,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700239 },
240
Mikael Pettersson5595ddf2007-10-30 14:21:55 +0100241 [board_2037x_pata] =
Tejun Heoeca25dc2007-04-17 23:44:07 +0900242 {
243 .flags = PDC_COMMON_FLAGS | ATA_FLAG_SLAVE_POSS,
Erik Inge Bolsø14bdef92009-03-14 21:38:24 +0100244 .pio_mask = ATA_PIO4,
245 .mwdma_mask = ATA_MWDMA2,
Jeff Garzik469248a2007-07-08 01:13:16 -0400246 .udma_mask = ATA_UDMA6,
Tejun Heoeca25dc2007-04-17 23:44:07 +0900247 .port_ops = &pdc_pata_ops,
248 },
249
Mikael Pettersson5595ddf2007-10-30 14:21:55 +0100250 [board_20319] =
Linus Torvalds1da177e2005-04-16 15:20:36 -0700251 {
Tejun Heoeca25dc2007-04-17 23:44:07 +0900252 .flags = PDC_COMMON_FLAGS | ATA_FLAG_SATA |
253 PDC_FLAG_4_PORTS,
Erik Inge Bolsø14bdef92009-03-14 21:38:24 +0100254 .pio_mask = ATA_PIO4,
255 .mwdma_mask = ATA_MWDMA2,
Jeff Garzik469248a2007-07-08 01:13:16 -0400256 .udma_mask = ATA_UDMA6,
Mikael Pettersson95006182007-01-09 10:51:46 +0100257 .port_ops = &pdc_old_sata_ops,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700258 },
Tobias Lorenzf497ba72005-05-12 15:51:01 -0400259
Mikael Pettersson5595ddf2007-10-30 14:21:55 +0100260 [board_20619] =
Tobias Lorenzf497ba72005-05-12 15:51:01 -0400261 {
Tejun Heoeca25dc2007-04-17 23:44:07 +0900262 .flags = PDC_COMMON_FLAGS | ATA_FLAG_SLAVE_POSS |
263 PDC_FLAG_4_PORTS,
Erik Inge Bolsø14bdef92009-03-14 21:38:24 +0100264 .pio_mask = ATA_PIO4,
265 .mwdma_mask = ATA_MWDMA2,
Jeff Garzik469248a2007-07-08 01:13:16 -0400266 .udma_mask = ATA_UDMA6,
Jeff Garzik2cba5822005-08-29 05:12:30 -0400267 .port_ops = &pdc_pata_ops,
Tobias Lorenzf497ba72005-05-12 15:51:01 -0400268 },
Yusuf Iskenderoglu5a46fe82006-01-17 08:06:21 -0500269
Mikael Pettersson5595ddf2007-10-30 14:21:55 +0100270 [board_2057x] =
Luke Kosewski6340f012006-01-28 12:39:29 -0500271 {
Tejun Heoeca25dc2007-04-17 23:44:07 +0900272 .flags = PDC_COMMON_FLAGS | ATA_FLAG_SATA |
273 PDC_FLAG_GEN_II | PDC_FLAG_SATA_PATA,
Erik Inge Bolsø14bdef92009-03-14 21:38:24 +0100274 .pio_mask = ATA_PIO4,
275 .mwdma_mask = ATA_MWDMA2,
Jeff Garzik469248a2007-07-08 01:13:16 -0400276 .udma_mask = ATA_UDMA6,
Luke Kosewski6340f012006-01-28 12:39:29 -0500277 .port_ops = &pdc_sata_ops,
278 },
279
Mikael Pettersson5595ddf2007-10-30 14:21:55 +0100280 [board_2057x_pata] =
Tejun Heoeca25dc2007-04-17 23:44:07 +0900281 {
Jeff Garzikbb312232007-05-24 23:35:59 -0400282 .flags = PDC_COMMON_FLAGS | ATA_FLAG_SLAVE_POSS |
Tejun Heoeca25dc2007-04-17 23:44:07 +0900283 PDC_FLAG_GEN_II,
Erik Inge Bolsø14bdef92009-03-14 21:38:24 +0100284 .pio_mask = ATA_PIO4,
285 .mwdma_mask = ATA_MWDMA2,
Jeff Garzik469248a2007-07-08 01:13:16 -0400286 .udma_mask = ATA_UDMA6,
Tejun Heoeca25dc2007-04-17 23:44:07 +0900287 .port_ops = &pdc_pata_ops,
288 },
289
Mikael Pettersson5595ddf2007-10-30 14:21:55 +0100290 [board_40518] =
Luke Kosewski6340f012006-01-28 12:39:29 -0500291 {
Tejun Heoeca25dc2007-04-17 23:44:07 +0900292 .flags = PDC_COMMON_FLAGS | ATA_FLAG_SATA |
293 PDC_FLAG_GEN_II | PDC_FLAG_4_PORTS,
Erik Inge Bolsø14bdef92009-03-14 21:38:24 +0100294 .pio_mask = ATA_PIO4,
295 .mwdma_mask = ATA_MWDMA2,
Jeff Garzik469248a2007-07-08 01:13:16 -0400296 .udma_mask = ATA_UDMA6,
Luke Kosewski6340f012006-01-28 12:39:29 -0500297 .port_ops = &pdc_sata_ops,
298 },
Linus Torvalds1da177e2005-04-16 15:20:36 -0700299};
300
Jeff Garzik3b7d6972005-11-10 11:04:11 -0500301static const struct pci_device_id pdc_ata_pci_tbl[] = {
Jeff Garzik54bb3a942006-09-27 22:20:11 -0400302 { PCI_VDEVICE(PROMISE, 0x3371), board_2037x },
Jeff Garzik54bb3a942006-09-27 22:20:11 -0400303 { PCI_VDEVICE(PROMISE, 0x3373), board_2037x },
304 { PCI_VDEVICE(PROMISE, 0x3375), board_2037x },
305 { PCI_VDEVICE(PROMISE, 0x3376), board_2037x },
Mikael Petterssonb2d1eee2006-11-22 22:00:15 +0100306 { PCI_VDEVICE(PROMISE, 0x3570), board_2057x },
307 { PCI_VDEVICE(PROMISE, 0x3571), board_2057x },
Jeff Garzik54bb3a942006-09-27 22:20:11 -0400308 { PCI_VDEVICE(PROMISE, 0x3574), board_2057x },
Mikael Petterssond324d4622006-12-06 09:55:43 +0100309 { PCI_VDEVICE(PROMISE, 0x3577), board_2057x },
Mikael Petterssonb2d1eee2006-11-22 22:00:15 +0100310 { PCI_VDEVICE(PROMISE, 0x3d73), board_2057x },
Jeff Garzik54bb3a942006-09-27 22:20:11 -0400311 { PCI_VDEVICE(PROMISE, 0x3d75), board_2057x },
Linus Torvalds1da177e2005-04-16 15:20:36 -0700312
Jeff Garzik54bb3a942006-09-27 22:20:11 -0400313 { PCI_VDEVICE(PROMISE, 0x3318), board_20319 },
314 { PCI_VDEVICE(PROMISE, 0x3319), board_20319 },
Mikael Pettersson7f9992a2007-08-29 10:25:37 +0200315 { PCI_VDEVICE(PROMISE, 0x3515), board_40518 },
316 { PCI_VDEVICE(PROMISE, 0x3519), board_40518 },
Mikael Petterssonb2d1eee2006-11-22 22:00:15 +0100317 { PCI_VDEVICE(PROMISE, 0x3d17), board_40518 },
Jeff Garzik54bb3a942006-09-27 22:20:11 -0400318 { PCI_VDEVICE(PROMISE, 0x3d18), board_40518 },
Linus Torvalds1da177e2005-04-16 15:20:36 -0700319
Jeff Garzik54bb3a942006-09-27 22:20:11 -0400320 { PCI_VDEVICE(PROMISE, 0x6629), board_20619 },
Tobias Lorenzf497ba72005-05-12 15:51:01 -0400321
Linus Torvalds1da177e2005-04-16 15:20:36 -0700322 { } /* terminate list */
323};
324
Linus Torvalds1da177e2005-04-16 15:20:36 -0700325static struct pci_driver pdc_ata_pci_driver = {
326 .name = DRV_NAME,
327 .id_table = pdc_ata_pci_tbl,
328 .probe = pdc_ata_init_one,
329 .remove = ata_pci_remove_one,
330};
331
Mikael Pettersson724114a2007-03-11 21:20:43 +0100332static int pdc_common_port_start(struct ata_port *ap)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700333{
Jeff Garzikcca39742006-08-24 03:19:22 -0400334 struct device *dev = ap->host->dev;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700335 struct pdc_port_priv *pp;
336 int rc;
337
Tejun Heoc7087652010-05-10 21:41:34 +0200338 /* we use the same prd table as bmdma, allocate it */
339 rc = ata_bmdma_port_start(ap);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700340 if (rc)
341 return rc;
342
Tejun Heo24dc5f32007-01-20 16:00:28 +0900343 pp = devm_kzalloc(dev, sizeof(*pp), GFP_KERNEL);
344 if (!pp)
345 return -ENOMEM;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700346
Tejun Heo24dc5f32007-01-20 16:00:28 +0900347 pp->pkt = dmam_alloc_coherent(dev, 128, &pp->pkt_dma, GFP_KERNEL);
348 if (!pp->pkt)
349 return -ENOMEM;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700350
351 ap->private_data = pp;
352
Mikael Pettersson724114a2007-03-11 21:20:43 +0100353 return 0;
354}
355
356static int pdc_sata_port_start(struct ata_port *ap)
357{
Mikael Pettersson724114a2007-03-11 21:20:43 +0100358 int rc;
359
360 rc = pdc_common_port_start(ap);
361 if (rc)
362 return rc;
363
Mikael Pettersson599b7202006-12-01 10:55:58 +0100364 /* fix up PHYMODE4 align timing */
Tejun Heoeca25dc2007-04-17 23:44:07 +0900365 if (ap->flags & PDC_FLAG_GEN_II) {
Mikael Pettersson821d22c2008-05-17 18:48:15 +0200366 void __iomem *sata_mmio = ap->ioaddr.scr_addr;
Mikael Pettersson599b7202006-12-01 10:55:58 +0100367 unsigned int tmp;
368
Mikael Pettersson821d22c2008-05-17 18:48:15 +0200369 tmp = readl(sata_mmio + PDC_PHYMODE4);
Mikael Pettersson599b7202006-12-01 10:55:58 +0100370 tmp = (tmp & ~3) | 1; /* set bits 1:0 = 0:1 */
Mikael Pettersson821d22c2008-05-17 18:48:15 +0200371 writel(tmp, sata_mmio + PDC_PHYMODE4);
Mikael Pettersson599b7202006-12-01 10:55:58 +0100372 }
373
Linus Torvalds1da177e2005-04-16 15:20:36 -0700374 return 0;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700375}
376
Mikael Petterssonff7cddf2009-09-15 15:08:47 +0200377static void pdc_fpdma_clear_interrupt_flag(struct ata_port *ap)
378{
379 void __iomem *sata_mmio = ap->ioaddr.scr_addr;
380 u32 tmp;
381
382 tmp = readl(sata_mmio + PDC_FPDMA_CTLSTAT);
383 tmp |= PDC_FPDMA_CTLSTAT_DMASETUP_INT_FLAG;
384 tmp |= PDC_FPDMA_CTLSTAT_SETDB_INT_FLAG;
385
386 /* It's not allowed to write to the entire FPDMA_CTLSTAT register
387 when NCQ is running. So do a byte-sized write to bits 10 and 11. */
388 writeb(tmp >> 8, sata_mmio + PDC_FPDMA_CTLSTAT + 1);
389 readb(sata_mmio + PDC_FPDMA_CTLSTAT + 1); /* flush */
390}
391
392static void pdc_fpdma_reset(struct ata_port *ap)
393{
394 void __iomem *sata_mmio = ap->ioaddr.scr_addr;
395 u8 tmp;
396
397 tmp = (u8)readl(sata_mmio + PDC_FPDMA_CTLSTAT);
398 tmp &= 0x7F;
399 tmp |= PDC_FPDMA_CTLSTAT_RESET;
400 writeb(tmp, sata_mmio + PDC_FPDMA_CTLSTAT);
401 readl(sata_mmio + PDC_FPDMA_CTLSTAT); /* flush */
402 udelay(100);
403 tmp &= ~PDC_FPDMA_CTLSTAT_RESET;
404 writeb(tmp, sata_mmio + PDC_FPDMA_CTLSTAT);
405 readl(sata_mmio + PDC_FPDMA_CTLSTAT); /* flush */
406
407 pdc_fpdma_clear_interrupt_flag(ap);
408}
409
410static void pdc_not_at_command_packet_phase(struct ata_port *ap)
411{
412 void __iomem *sata_mmio = ap->ioaddr.scr_addr;
413 unsigned int i;
414 u32 tmp;
415
416 /* check not at ASIC packet command phase */
417 for (i = 0; i < 100; ++i) {
418 writel(0, sata_mmio + PDC_INTERNAL_DEBUG_1);
419 tmp = readl(sata_mmio + PDC_INTERNAL_DEBUG_2);
420 if ((tmp & 0xF) != 1)
421 break;
422 udelay(100);
423 }
424}
425
426static void pdc_clear_internal_debug_record_error_register(struct ata_port *ap)
427{
428 void __iomem *sata_mmio = ap->ioaddr.scr_addr;
429
430 writel(0xffffffff, sata_mmio + PDC_SATA_ERROR);
431 writel(0xffff0000, sata_mmio + PDC_LINK_LAYER_ERRORS);
432}
433
Linus Torvalds1da177e2005-04-16 15:20:36 -0700434static void pdc_reset_port(struct ata_port *ap)
435{
Mikael Pettersson821d22c2008-05-17 18:48:15 +0200436 void __iomem *ata_ctlstat_mmio = ap->ioaddr.cmd_addr + PDC_CTLSTAT;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700437 unsigned int i;
438 u32 tmp;
439
Mikael Petterssonff7cddf2009-09-15 15:08:47 +0200440 if (ap->flags & PDC_FLAG_GEN_II)
441 pdc_not_at_command_packet_phase(ap);
442
443 tmp = readl(ata_ctlstat_mmio);
444 tmp |= PDC_RESET;
445 writel(tmp, ata_ctlstat_mmio);
446
Linus Torvalds1da177e2005-04-16 15:20:36 -0700447 for (i = 11; i > 0; i--) {
Mikael Pettersson821d22c2008-05-17 18:48:15 +0200448 tmp = readl(ata_ctlstat_mmio);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700449 if (tmp & PDC_RESET)
450 break;
451
452 udelay(100);
453
454 tmp |= PDC_RESET;
Mikael Pettersson821d22c2008-05-17 18:48:15 +0200455 writel(tmp, ata_ctlstat_mmio);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700456 }
457
458 tmp &= ~PDC_RESET;
Mikael Pettersson821d22c2008-05-17 18:48:15 +0200459 writel(tmp, ata_ctlstat_mmio);
460 readl(ata_ctlstat_mmio); /* flush */
Mikael Petterssonff7cddf2009-09-15 15:08:47 +0200461
462 if (sata_scr_valid(&ap->link) && (ap->flags & PDC_FLAG_GEN_II)) {
463 pdc_fpdma_reset(ap);
464 pdc_clear_internal_debug_record_error_register(ap);
465 }
Linus Torvalds1da177e2005-04-16 15:20:36 -0700466}
467
Mikael Pettersson724114a2007-03-11 21:20:43 +0100468static int pdc_pata_cable_detect(struct ata_port *ap)
Jeff Garzikd3fb4e82006-05-24 01:43:25 -0400469{
470 u8 tmp;
Mikael Pettersson821d22c2008-05-17 18:48:15 +0200471 void __iomem *ata_mmio = ap->ioaddr.cmd_addr;
Jeff Garzikd3fb4e82006-05-24 01:43:25 -0400472
Mikael Pettersson821d22c2008-05-17 18:48:15 +0200473 tmp = readb(ata_mmio + PDC_CTLSTAT + 3);
Mikael Pettersson724114a2007-03-11 21:20:43 +0100474 if (tmp & 0x01)
475 return ATA_CBL_PATA40;
476 return ATA_CBL_PATA80;
477}
478
479static int pdc_sata_cable_detect(struct ata_port *ap)
480{
Alan Coxe2a97522007-03-08 23:06:47 +0000481 return ATA_CBL_SATA;
Jeff Garzikd3fb4e82006-05-24 01:43:25 -0400482}
483
Tejun Heo82ef04f2008-07-31 17:02:40 +0900484static int pdc_sata_scr_read(struct ata_link *link,
485 unsigned int sc_reg, u32 *val)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700486{
Mikael Pettersson724114a2007-03-11 21:20:43 +0100487 if (sc_reg > SCR_CONTROL)
Tejun Heoda3dbb12007-07-16 14:29:40 +0900488 return -EINVAL;
Tejun Heo82ef04f2008-07-31 17:02:40 +0900489 *val = readl(link->ap->ioaddr.scr_addr + (sc_reg * 4));
Tejun Heoda3dbb12007-07-16 14:29:40 +0900490 return 0;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700491}
492
Tejun Heo82ef04f2008-07-31 17:02:40 +0900493static int pdc_sata_scr_write(struct ata_link *link,
494 unsigned int sc_reg, u32 val)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700495{
Mikael Pettersson724114a2007-03-11 21:20:43 +0100496 if (sc_reg > SCR_CONTROL)
Tejun Heoda3dbb12007-07-16 14:29:40 +0900497 return -EINVAL;
Tejun Heo82ef04f2008-07-31 17:02:40 +0900498 writel(val, link->ap->ioaddr.scr_addr + (sc_reg * 4));
Tejun Heoda3dbb12007-07-16 14:29:40 +0900499 return 0;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700500}
501
Mikael Petterssonfba6edb2007-01-13 21:32:30 +0100502static void pdc_atapi_pkt(struct ata_queued_cmd *qc)
Mikael Pettersson95006182007-01-09 10:51:46 +0100503{
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100504 struct ata_port *ap = qc->ap;
Tejun Heof60d7012010-05-10 21:41:41 +0200505 dma_addr_t sg_table = ap->bmdma_prd_dma;
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100506 unsigned int cdb_len = qc->dev->cdb_len;
507 u8 *cdb = qc->cdb;
508 struct pdc_port_priv *pp = ap->private_data;
509 u8 *buf = pp->pkt;
Al Viro826cd152008-03-25 05:18:11 +0000510 __le32 *buf32 = (__le32 *) buf;
Tejun Heo46a67142007-12-04 13:33:30 +0900511 unsigned int dev_sel, feature;
Mikael Pettersson95006182007-01-09 10:51:46 +0100512
513 /* set control bits (byte 0), zero delay seq id (byte 3),
514 * and seq id (byte 2)
515 */
Mikael Petterssonfba6edb2007-01-13 21:32:30 +0100516 switch (qc->tf.protocol) {
Tejun Heo0dc36882007-12-18 16:34:43 -0500517 case ATAPI_PROT_DMA:
Mikael Petterssonfba6edb2007-01-13 21:32:30 +0100518 if (!(qc->tf.flags & ATA_TFLAG_WRITE))
519 buf32[0] = cpu_to_le32(PDC_PKT_READ);
520 else
521 buf32[0] = 0;
522 break;
Tejun Heo0dc36882007-12-18 16:34:43 -0500523 case ATAPI_PROT_NODATA:
Mikael Petterssonfba6edb2007-01-13 21:32:30 +0100524 buf32[0] = cpu_to_le32(PDC_PKT_NODATA);
525 break;
526 default:
527 BUG();
528 break;
529 }
Mikael Pettersson95006182007-01-09 10:51:46 +0100530 buf32[1] = cpu_to_le32(sg_table); /* S/G table addr */
531 buf32[2] = 0; /* no next-packet */
532
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100533 /* select drive */
Tejun Heo46a67142007-12-04 13:33:30 +0900534 if (sata_scr_valid(&ap->link))
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100535 dev_sel = PDC_DEVICE_SATA;
Tejun Heo46a67142007-12-04 13:33:30 +0900536 else
537 dev_sel = qc->tf.device;
538
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100539 buf[12] = (1 << 5) | ATA_REG_DEVICE;
540 buf[13] = dev_sel;
541 buf[14] = (1 << 5) | ATA_REG_DEVICE | PDC_PKT_CLEAR_BSY;
542 buf[15] = dev_sel; /* once more, waiting for BSY to clear */
543
544 buf[16] = (1 << 5) | ATA_REG_NSECT;
Tejun Heo46a67142007-12-04 13:33:30 +0900545 buf[17] = qc->tf.nsect;
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100546 buf[18] = (1 << 5) | ATA_REG_LBAL;
Tejun Heo46a67142007-12-04 13:33:30 +0900547 buf[19] = qc->tf.lbal;
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100548
549 /* set feature and byte counter registers */
Tejun Heo0dc36882007-12-18 16:34:43 -0500550 if (qc->tf.protocol != ATAPI_PROT_DMA)
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100551 feature = PDC_FEATURE_ATAPI_PIO;
Tejun Heo46a67142007-12-04 13:33:30 +0900552 else
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100553 feature = PDC_FEATURE_ATAPI_DMA;
Tejun Heo46a67142007-12-04 13:33:30 +0900554
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100555 buf[20] = (1 << 5) | ATA_REG_FEATURE;
556 buf[21] = feature;
557 buf[22] = (1 << 5) | ATA_REG_BYTEL;
Tejun Heo46a67142007-12-04 13:33:30 +0900558 buf[23] = qc->tf.lbam;
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100559 buf[24] = (1 << 5) | ATA_REG_BYTEH;
Tejun Heo46a67142007-12-04 13:33:30 +0900560 buf[25] = qc->tf.lbah;
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100561
562 /* send ATAPI packet command 0xA0 */
563 buf[26] = (1 << 5) | ATA_REG_CMD;
Tejun Heo46a67142007-12-04 13:33:30 +0900564 buf[27] = qc->tf.command;
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100565
566 /* select drive and check DRQ */
567 buf[28] = (1 << 5) | ATA_REG_DEVICE | PDC_PKT_WAIT_DRDY;
568 buf[29] = dev_sel;
569
Mikael Pettersson95006182007-01-09 10:51:46 +0100570 /* we can represent cdb lengths 2/4/6/8/10/12/14/16 */
571 BUG_ON(cdb_len & ~0x1E);
572
Mikael Pettersson4113bb62007-01-13 21:31:05 +0100573 /* append the CDB as the final part */
574 buf[30] = (((cdb_len >> 1) & 7) << 5) | ATA_REG_DATA | PDC_LAST_REG;
575 memcpy(buf+31, cdb, cdb_len);
Mikael Pettersson95006182007-01-09 10:51:46 +0100576}
577
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +0100578/**
579 * pdc_fill_sg - Fill PCI IDE PRD table
580 * @qc: Metadata associated with taskfile to be transferred
581 *
582 * Fill PCI IDE PRD (scatter-gather) table with segments
583 * associated with the current disk command.
584 * Make sure hardware does not choke on it.
585 *
586 * LOCKING:
587 * spin_lock_irqsave(host lock)
588 *
589 */
590static void pdc_fill_sg(struct ata_queued_cmd *qc)
591{
592 struct ata_port *ap = qc->ap;
Tejun Heof60d7012010-05-10 21:41:41 +0200593 struct ata_bmdma_prd *prd = ap->bmdma_prd;
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +0100594 struct scatterlist *sg;
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +0100595 const u32 SG_COUNT_ASIC_BUG = 41*4;
Tejun Heoff2aeb12007-12-05 16:43:11 +0900596 unsigned int si, idx;
597 u32 len;
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +0100598
599 if (!(qc->flags & ATA_QCFLAG_DMAMAP))
600 return;
601
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +0100602 idx = 0;
Tejun Heoff2aeb12007-12-05 16:43:11 +0900603 for_each_sg(qc->sg, sg, qc->n_elem, si) {
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +0100604 u32 addr, offset;
Harvey Harrison6903c0f2008-02-13 21:14:08 -0800605 u32 sg_len;
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +0100606
607 /* determine if physical DMA addr spans 64K boundary.
608 * Note h/w doesn't support 64-bit, so we unconditionally
609 * truncate dma_addr_t to u32.
610 */
611 addr = (u32) sg_dma_address(sg);
612 sg_len = sg_dma_len(sg);
613
614 while (sg_len) {
615 offset = addr & 0xffff;
616 len = sg_len;
617 if ((offset + sg_len) > 0x10000)
618 len = 0x10000 - offset;
619
Tejun Heof60d7012010-05-10 21:41:41 +0200620 prd[idx].addr = cpu_to_le32(addr);
621 prd[idx].flags_len = cpu_to_le32(len & 0xffff);
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +0100622 VPRINTK("PRD[%u] = (0x%X, 0x%X)\n", idx, addr, len);
623
624 idx++;
625 sg_len -= len;
626 addr += len;
627 }
628 }
629
Tejun Heof60d7012010-05-10 21:41:41 +0200630 len = le32_to_cpu(prd[idx - 1].flags_len);
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +0100631
Tejun Heoff2aeb12007-12-05 16:43:11 +0900632 if (len > SG_COUNT_ASIC_BUG) {
633 u32 addr;
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +0100634
Tejun Heoff2aeb12007-12-05 16:43:11 +0900635 VPRINTK("Splitting last PRD.\n");
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +0100636
Tejun Heof60d7012010-05-10 21:41:41 +0200637 addr = le32_to_cpu(prd[idx - 1].addr);
638 prd[idx - 1].flags_len = cpu_to_le32(len - SG_COUNT_ASIC_BUG);
Tejun Heoff2aeb12007-12-05 16:43:11 +0900639 VPRINTK("PRD[%u] = (0x%X, 0x%X)\n", idx - 1, addr, SG_COUNT_ASIC_BUG);
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +0100640
Tejun Heoff2aeb12007-12-05 16:43:11 +0900641 addr = addr + len - SG_COUNT_ASIC_BUG;
642 len = SG_COUNT_ASIC_BUG;
Tejun Heof60d7012010-05-10 21:41:41 +0200643 prd[idx].addr = cpu_to_le32(addr);
644 prd[idx].flags_len = cpu_to_le32(len);
Tejun Heoff2aeb12007-12-05 16:43:11 +0900645 VPRINTK("PRD[%u] = (0x%X, 0x%X)\n", idx, addr, len);
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +0100646
Tejun Heoff2aeb12007-12-05 16:43:11 +0900647 idx++;
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +0100648 }
Tejun Heoff2aeb12007-12-05 16:43:11 +0900649
Tejun Heof60d7012010-05-10 21:41:41 +0200650 prd[idx - 1].flags_len |= cpu_to_le32(ATA_PRD_EOT);
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +0100651}
652
Linus Torvalds1da177e2005-04-16 15:20:36 -0700653static void pdc_qc_prep(struct ata_queued_cmd *qc)
654{
655 struct pdc_port_priv *pp = qc->ap->private_data;
656 unsigned int i;
657
658 VPRINTK("ENTER\n");
659
660 switch (qc->tf.protocol) {
661 case ATA_PROT_DMA:
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +0100662 pdc_fill_sg(qc);
Mikael Pettersson7715a6f2008-05-17 18:49:09 +0200663 /*FALLTHROUGH*/
Linus Torvalds1da177e2005-04-16 15:20:36 -0700664 case ATA_PROT_NODATA:
Tejun Heof60d7012010-05-10 21:41:41 +0200665 i = pdc_pkt_header(&qc->tf, qc->ap->bmdma_prd_dma,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700666 qc->dev->devno, pp->pkt);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700667 if (qc->tf.flags & ATA_TFLAG_LBA48)
668 i = pdc_prep_lba48(&qc->tf, pp->pkt, i);
669 else
670 i = pdc_prep_lba28(&qc->tf, pp->pkt, i);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700671 pdc_pkt_footer(&qc->tf, pp->pkt, i);
672 break;
Tejun Heo0dc36882007-12-18 16:34:43 -0500673 case ATAPI_PROT_PIO:
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +0100674 pdc_fill_sg(qc);
Mikael Pettersson95006182007-01-09 10:51:46 +0100675 break;
Tejun Heo0dc36882007-12-18 16:34:43 -0500676 case ATAPI_PROT_DMA:
Mikael Petterssonb9ccd4a2007-10-30 14:20:49 +0100677 pdc_fill_sg(qc);
Mikael Petterssonfba6edb2007-01-13 21:32:30 +0100678 /*FALLTHROUGH*/
Tejun Heo0dc36882007-12-18 16:34:43 -0500679 case ATAPI_PROT_NODATA:
Mikael Petterssonfba6edb2007-01-13 21:32:30 +0100680 pdc_atapi_pkt(qc);
Mikael Pettersson95006182007-01-09 10:51:46 +0100681 break;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700682 default:
683 break;
684 }
685}
686
Mikael Petterssonc07a9c42008-03-23 18:41:01 +0100687static int pdc_is_sataii_tx4(unsigned long flags)
688{
689 const unsigned long mask = PDC_FLAG_GEN_II | PDC_FLAG_4_PORTS;
690 return (flags & mask) == mask;
691}
692
693static unsigned int pdc_port_no_to_ata_no(unsigned int port_no,
694 int is_sataii_tx4)
695{
696 static const unsigned char sataii_tx4_port_remap[4] = { 3, 1, 0, 2};
697 return is_sataii_tx4 ? sataii_tx4_port_remap[port_no] : port_no;
698}
699
700static unsigned int pdc_sata_nr_ports(const struct ata_port *ap)
701{
702 return (ap->flags & PDC_FLAG_4_PORTS) ? 4 : 2;
703}
704
705static unsigned int pdc_sata_ata_port_to_ata_no(const struct ata_port *ap)
706{
707 const struct ata_host *host = ap->host;
708 unsigned int nr_ports = pdc_sata_nr_ports(ap);
709 unsigned int i;
710
Mikael Pettersson7715a6f2008-05-17 18:49:09 +0200711 for (i = 0; i < nr_ports && host->ports[i] != ap; ++i)
Mikael Petterssonc07a9c42008-03-23 18:41:01 +0100712 ;
713 BUG_ON(i >= nr_ports);
714 return pdc_port_no_to_ata_no(i, pdc_is_sataii_tx4(ap->flags));
715}
716
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100717static void pdc_freeze(struct ata_port *ap)
718{
Mikael Pettersson821d22c2008-05-17 18:48:15 +0200719 void __iomem *ata_mmio = ap->ioaddr.cmd_addr;
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100720 u32 tmp;
721
Mikael Pettersson821d22c2008-05-17 18:48:15 +0200722 tmp = readl(ata_mmio + PDC_CTLSTAT);
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100723 tmp |= PDC_IRQ_DISABLE;
724 tmp &= ~PDC_DMA_ENABLE;
Mikael Pettersson821d22c2008-05-17 18:48:15 +0200725 writel(tmp, ata_mmio + PDC_CTLSTAT);
726 readl(ata_mmio + PDC_CTLSTAT); /* flush */
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100727}
728
Mikael Petterssonc07a9c42008-03-23 18:41:01 +0100729static void pdc_sata_freeze(struct ata_port *ap)
730{
731 struct ata_host *host = ap->host;
732 void __iomem *host_mmio = host->iomap[PDC_MMIO_BAR];
Mikael Pettersson0ae66542009-09-15 15:07:32 +0200733 unsigned int hotplug_offset = PDC2_SATA_PLUG_CSR;
Mikael Petterssonc07a9c42008-03-23 18:41:01 +0100734 unsigned int ata_no = pdc_sata_ata_port_to_ata_no(ap);
735 u32 hotplug_status;
736
737 /* Disable hotplug events on this port.
738 *
739 * Locking:
740 * 1) hotplug register accesses must be serialised via host->lock
741 * 2) ap->lock == &ap->host->lock
742 * 3) ->freeze() and ->thaw() are called with ap->lock held
743 */
744 hotplug_status = readl(host_mmio + hotplug_offset);
745 hotplug_status |= 0x11 << (ata_no + 16);
746 writel(hotplug_status, host_mmio + hotplug_offset);
747 readl(host_mmio + hotplug_offset); /* flush */
748
749 pdc_freeze(ap);
750}
751
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100752static void pdc_thaw(struct ata_port *ap)
753{
Mikael Pettersson821d22c2008-05-17 18:48:15 +0200754 void __iomem *ata_mmio = ap->ioaddr.cmd_addr;
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100755 u32 tmp;
756
757 /* clear IRQ */
Mikael Pettersson821d22c2008-05-17 18:48:15 +0200758 readl(ata_mmio + PDC_COMMAND);
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100759
760 /* turn IRQ back on */
Mikael Pettersson821d22c2008-05-17 18:48:15 +0200761 tmp = readl(ata_mmio + PDC_CTLSTAT);
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100762 tmp &= ~PDC_IRQ_DISABLE;
Mikael Pettersson821d22c2008-05-17 18:48:15 +0200763 writel(tmp, ata_mmio + PDC_CTLSTAT);
764 readl(ata_mmio + PDC_CTLSTAT); /* flush */
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100765}
766
Mikael Petterssonc07a9c42008-03-23 18:41:01 +0100767static void pdc_sata_thaw(struct ata_port *ap)
768{
769 struct ata_host *host = ap->host;
770 void __iomem *host_mmio = host->iomap[PDC_MMIO_BAR];
Mikael Pettersson0ae66542009-09-15 15:07:32 +0200771 unsigned int hotplug_offset = PDC2_SATA_PLUG_CSR;
Mikael Petterssonc07a9c42008-03-23 18:41:01 +0100772 unsigned int ata_no = pdc_sata_ata_port_to_ata_no(ap);
773 u32 hotplug_status;
774
775 pdc_thaw(ap);
776
777 /* Enable hotplug events on this port.
778 * Locking: see pdc_sata_freeze().
779 */
780 hotplug_status = readl(host_mmio + hotplug_offset);
781 hotplug_status |= 0x11 << ata_no;
782 hotplug_status &= ~(0x11 << (ata_no + 16));
783 writel(hotplug_status, host_mmio + hotplug_offset);
784 readl(host_mmio + hotplug_offset); /* flush */
785}
786
Mikael Petterssoncadef672008-10-31 08:03:55 +0100787static int pdc_pata_softreset(struct ata_link *link, unsigned int *class,
788 unsigned long deadline)
789{
790 pdc_reset_port(link->ap);
791 return ata_sff_softreset(link, class, deadline);
792}
793
Mikael Petterssonff7cddf2009-09-15 15:08:47 +0200794static unsigned int pdc_ata_port_to_ata_no(const struct ata_port *ap)
795{
796 void __iomem *ata_mmio = ap->ioaddr.cmd_addr;
797 void __iomem *host_mmio = ap->host->iomap[PDC_MMIO_BAR];
798
799 /* ata_mmio == host_mmio + 0x200 + ata_no * 0x80 */
800 return (ata_mmio - host_mmio - 0x200) / 0x80;
801}
802
803static void pdc_hard_reset_port(struct ata_port *ap)
804{
805 void __iomem *host_mmio = ap->host->iomap[PDC_MMIO_BAR];
806 void __iomem *pcictl_b1_mmio = host_mmio + PDC_PCI_CTL + 1;
807 unsigned int ata_no = pdc_ata_port_to_ata_no(ap);
Mikael Pettersson3100d492012-09-16 20:53:43 +0200808 struct pdc_host_priv *hpriv = ap->host->private_data;
Mikael Petterssonff7cddf2009-09-15 15:08:47 +0200809 u8 tmp;
810
Mikael Pettersson3100d492012-09-16 20:53:43 +0200811 spin_lock(&hpriv->hard_reset_lock);
Mikael Petterssonff7cddf2009-09-15 15:08:47 +0200812
813 tmp = readb(pcictl_b1_mmio);
814 tmp &= ~(0x10 << ata_no);
815 writeb(tmp, pcictl_b1_mmio);
816 readb(pcictl_b1_mmio); /* flush */
817 udelay(100);
818 tmp |= (0x10 << ata_no);
819 writeb(tmp, pcictl_b1_mmio);
820 readb(pcictl_b1_mmio); /* flush */
821
Mikael Pettersson3100d492012-09-16 20:53:43 +0200822 spin_unlock(&hpriv->hard_reset_lock);
Mikael Petterssonff7cddf2009-09-15 15:08:47 +0200823}
824
Mikael Petterssoncadef672008-10-31 08:03:55 +0100825static int pdc_sata_hardreset(struct ata_link *link, unsigned int *class,
826 unsigned long deadline)
827{
Mikael Petterssonff7cddf2009-09-15 15:08:47 +0200828 if (link->ap->flags & PDC_FLAG_GEN_II)
829 pdc_not_at_command_packet_phase(link->ap);
830 /* hotplug IRQs should have been masked by pdc_sata_freeze() */
831 pdc_hard_reset_port(link->ap);
Mikael Petterssoncadef672008-10-31 08:03:55 +0100832 pdc_reset_port(link->ap);
Mikael Petterssonff7cddf2009-09-15 15:08:47 +0200833
834 /* sata_promise can't reliably acquire the first D2H Reg FIS
835 * after hardreset. Do non-waiting hardreset and request
836 * follow-up SRST.
837 */
838 return sata_std_hardreset(link, class, deadline);
Mikael Petterssoncadef672008-10-31 08:03:55 +0100839}
840
Tejun Heoa1efdab2008-03-25 12:22:50 +0900841static void pdc_error_handler(struct ata_port *ap)
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100842{
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100843 if (!(ap->pflags & ATA_PFLAG_FROZEN))
844 pdc_reset_port(ap);
845
Tejun Heofe06e5f2010-05-10 21:41:39 +0200846 ata_sff_error_handler(ap);
Mikael Pettersson724114a2007-03-11 21:20:43 +0100847}
848
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100849static void pdc_post_internal_cmd(struct ata_queued_cmd *qc)
850{
851 struct ata_port *ap = qc->ap;
852
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100853 /* make DMA engine forget about the failed command */
Tejun Heoa51d6442007-03-20 15:24:11 +0900854 if (qc->flags & ATA_QCFLAG_FAILED)
Mikael Pettersson25b93d82006-12-07 00:06:51 +0100855 pdc_reset_port(ap);
856}
857
Mikael Pettersson176efb02007-03-14 09:51:35 +0100858static void pdc_error_intr(struct ata_port *ap, struct ata_queued_cmd *qc,
859 u32 port_status, u32 err_mask)
860{
Tejun Heo9af5c9c2007-08-06 18:36:22 +0900861 struct ata_eh_info *ehi = &ap->link.eh_info;
Mikael Pettersson176efb02007-03-14 09:51:35 +0100862 unsigned int ac_err_mask = 0;
863
864 ata_ehi_clear_desc(ehi);
865 ata_ehi_push_desc(ehi, "port_status 0x%08x", port_status);
866 port_status &= err_mask;
867
868 if (port_status & PDC_DRIVE_ERR)
869 ac_err_mask |= AC_ERR_DEV;
870 if (port_status & (PDC_OVERRUN_ERR | PDC_UNDERRUN_ERR))
Mikael Petterssona2342f42010-01-09 23:32:06 +0100871 ac_err_mask |= AC_ERR_OTHER;
Mikael Pettersson176efb02007-03-14 09:51:35 +0100872 if (port_status & (PDC2_ATA_HBA_ERR | PDC2_ATA_DMA_CNT_ERR))
873 ac_err_mask |= AC_ERR_ATA_BUS;
874 if (port_status & (PDC_PH_ERR | PDC_SH_ERR | PDC_DH_ERR | PDC2_HTO_ERR
875 | PDC_PCI_SYS_ERR | PDC1_PCI_PARITY_ERR))
876 ac_err_mask |= AC_ERR_HOST_BUS;
877
Tejun Heo936fd732007-08-06 18:36:23 +0900878 if (sata_scr_valid(&ap->link)) {
Tejun Heoda3dbb12007-07-16 14:29:40 +0900879 u32 serror;
880
Tejun Heo82ef04f2008-07-31 17:02:40 +0900881 pdc_sata_scr_read(&ap->link, SCR_ERROR, &serror);
Tejun Heoda3dbb12007-07-16 14:29:40 +0900882 ehi->serror |= serror;
883 }
Mikael Petterssonce2d3ab2007-04-07 14:29:51 +0200884
Mikael Pettersson176efb02007-03-14 09:51:35 +0100885 qc->err_mask |= ac_err_mask;
Mikael Petterssonce2d3ab2007-04-07 14:29:51 +0200886
887 pdc_reset_port(ap);
Mikael Pettersson8ffcfd92007-05-06 22:12:31 +0200888
889 ata_port_abort(ap);
Mikael Pettersson176efb02007-03-14 09:51:35 +0100890}
891
Mikael Pettersson7715a6f2008-05-17 18:49:09 +0200892static unsigned int pdc_host_intr(struct ata_port *ap,
893 struct ata_queued_cmd *qc)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700894{
Albert Leea22e2eb2005-12-05 15:38:02 +0800895 unsigned int handled = 0;
Mikael Pettersson821d22c2008-05-17 18:48:15 +0200896 void __iomem *ata_mmio = ap->ioaddr.cmd_addr;
Mikael Pettersson176efb02007-03-14 09:51:35 +0100897 u32 port_status, err_mask;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700898
Mikael Pettersson176efb02007-03-14 09:51:35 +0100899 err_mask = PDC_ERR_MASK;
Tejun Heoeca25dc2007-04-17 23:44:07 +0900900 if (ap->flags & PDC_FLAG_GEN_II)
Mikael Pettersson176efb02007-03-14 09:51:35 +0100901 err_mask &= ~PDC1_ERR_MASK;
902 else
903 err_mask &= ~PDC2_ERR_MASK;
Mikael Pettersson821d22c2008-05-17 18:48:15 +0200904 port_status = readl(ata_mmio + PDC_GLOBAL_CTL);
Mikael Pettersson176efb02007-03-14 09:51:35 +0100905 if (unlikely(port_status & err_mask)) {
906 pdc_error_intr(ap, qc, port_status, err_mask);
907 return 1;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700908 }
909
910 switch (qc->tf.protocol) {
911 case ATA_PROT_DMA:
912 case ATA_PROT_NODATA:
Tejun Heo0dc36882007-12-18 16:34:43 -0500913 case ATAPI_PROT_DMA:
914 case ATAPI_PROT_NODATA:
Albert Leea22e2eb2005-12-05 15:38:02 +0800915 qc->err_mask |= ac_err_mask(ata_wait_idle(ap));
916 ata_qc_complete(qc);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700917 handled = 1;
918 break;
Mikael Petterssond0e58032007-06-19 21:53:30 +0200919 default:
Albert Leeee500aa2005-09-27 17:34:38 +0800920 ap->stats.idle_irq++;
921 break;
Mikael Petterssond0e58032007-06-19 21:53:30 +0200922 }
Linus Torvalds1da177e2005-04-16 15:20:36 -0700923
Albert Leeee500aa2005-09-27 17:34:38 +0800924 return handled;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700925}
926
927static void pdc_irq_clear(struct ata_port *ap)
928{
Mikael Pettersson821d22c2008-05-17 18:48:15 +0200929 void __iomem *ata_mmio = ap->ioaddr.cmd_addr;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700930
Mikael Pettersson821d22c2008-05-17 18:48:15 +0200931 readl(ata_mmio + PDC_COMMAND);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700932}
933
Jeff Garzik5796d1c2007-10-26 00:03:37 -0400934static irqreturn_t pdc_interrupt(int irq, void *dev_instance)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700935{
Jeff Garzikcca39742006-08-24 03:19:22 -0400936 struct ata_host *host = dev_instance;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700937 struct ata_port *ap;
938 u32 mask = 0;
939 unsigned int i, tmp;
940 unsigned int handled = 0;
Mikael Pettersson821d22c2008-05-17 18:48:15 +0200941 void __iomem *host_mmio;
Mikael Petterssona77720a2007-07-03 01:09:05 +0200942 unsigned int hotplug_offset, ata_no;
943 u32 hotplug_status;
944 int is_sataii_tx4;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700945
946 VPRINTK("ENTER\n");
947
Tejun Heo0d5ff562007-02-01 15:06:36 +0900948 if (!host || !host->iomap[PDC_MMIO_BAR]) {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700949 VPRINTK("QUICK EXIT\n");
950 return IRQ_NONE;
951 }
952
Mikael Pettersson821d22c2008-05-17 18:48:15 +0200953 host_mmio = host->iomap[PDC_MMIO_BAR];
Linus Torvalds1da177e2005-04-16 15:20:36 -0700954
Mikael Petterssonc07a9c42008-03-23 18:41:01 +0100955 spin_lock(&host->lock);
956
Mikael Petterssona77720a2007-07-03 01:09:05 +0200957 /* read and clear hotplug flags for all ports */
Mikael Pettersson0ae66542009-09-15 15:07:32 +0200958 if (host->ports[0]->flags & PDC_FLAG_GEN_II) {
Mikael Petterssona77720a2007-07-03 01:09:05 +0200959 hotplug_offset = PDC2_SATA_PLUG_CSR;
Mikael Pettersson0ae66542009-09-15 15:07:32 +0200960 hotplug_status = readl(host_mmio + hotplug_offset);
961 if (hotplug_status & 0xff)
962 writel(hotplug_status | 0xff, host_mmio + hotplug_offset);
963 hotplug_status &= 0xff; /* clear uninteresting bits */
964 } else
965 hotplug_status = 0;
Mikael Petterssona77720a2007-07-03 01:09:05 +0200966
Linus Torvalds1da177e2005-04-16 15:20:36 -0700967 /* reading should also clear interrupts */
Mikael Pettersson821d22c2008-05-17 18:48:15 +0200968 mask = readl(host_mmio + PDC_INT_SEQMASK);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700969
Mikael Petterssona77720a2007-07-03 01:09:05 +0200970 if (mask == 0xffffffff && hotplug_status == 0) {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700971 VPRINTK("QUICK EXIT 2\n");
Mikael Petterssonc07a9c42008-03-23 18:41:01 +0100972 goto done_irq;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700973 }
Luke Kosewski6340f012006-01-28 12:39:29 -0500974
Mikael Pettersson7715a6f2008-05-17 18:49:09 +0200975 mask &= 0xffff; /* only 16 SEQIDs possible */
Mikael Petterssona77720a2007-07-03 01:09:05 +0200976 if (mask == 0 && hotplug_status == 0) {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700977 VPRINTK("QUICK EXIT 3\n");
Luke Kosewski6340f012006-01-28 12:39:29 -0500978 goto done_irq;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700979 }
980
Mikael Pettersson821d22c2008-05-17 18:48:15 +0200981 writel(mask, host_mmio + PDC_INT_SEQMASK);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700982
Mikael Petterssona77720a2007-07-03 01:09:05 +0200983 is_sataii_tx4 = pdc_is_sataii_tx4(host->ports[0]->flags);
984
Jeff Garzikcca39742006-08-24 03:19:22 -0400985 for (i = 0; i < host->n_ports; i++) {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700986 VPRINTK("port %u\n", i);
Jeff Garzikcca39742006-08-24 03:19:22 -0400987 ap = host->ports[i];
Mikael Petterssona77720a2007-07-03 01:09:05 +0200988
989 /* check for a plug or unplug event */
990 ata_no = pdc_port_no_to_ata_no(i, is_sataii_tx4);
991 tmp = hotplug_status & (0x11 << ata_no);
Tejun Heo3e4ec342010-05-10 21:41:30 +0200992 if (tmp) {
Tejun Heo9af5c9c2007-08-06 18:36:22 +0900993 struct ata_eh_info *ehi = &ap->link.eh_info;
Mikael Petterssona77720a2007-07-03 01:09:05 +0200994 ata_ehi_clear_desc(ehi);
995 ata_ehi_hotplugged(ehi);
996 ata_ehi_push_desc(ehi, "hotplug_status %#x", tmp);
997 ata_port_freeze(ap);
998 ++handled;
999 continue;
1000 }
1001
1002 /* check for a packet interrupt */
Linus Torvalds1da177e2005-04-16 15:20:36 -07001003 tmp = mask & (1 << (i + 1));
Tejun Heo3e4ec342010-05-10 21:41:30 +02001004 if (tmp) {
Linus Torvalds1da177e2005-04-16 15:20:36 -07001005 struct ata_queued_cmd *qc;
1006
Tejun Heo9af5c9c2007-08-06 18:36:22 +09001007 qc = ata_qc_from_tag(ap, ap->link.active_tag);
Albert Leee50362e2005-09-27 17:39:50 +08001008 if (qc && (!(qc->tf.flags & ATA_TFLAG_POLLING)))
Linus Torvalds1da177e2005-04-16 15:20:36 -07001009 handled += pdc_host_intr(ap, qc);
1010 }
1011 }
1012
Linus Torvalds1da177e2005-04-16 15:20:36 -07001013 VPRINTK("EXIT\n");
1014
Luke Kosewski6340f012006-01-28 12:39:29 -05001015done_irq:
Jeff Garzikcca39742006-08-24 03:19:22 -04001016 spin_unlock(&host->lock);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001017 return IRQ_RETVAL(handled);
1018}
1019
Mikael Pettersson7715a6f2008-05-17 18:49:09 +02001020static void pdc_packet_start(struct ata_queued_cmd *qc)
Linus Torvalds1da177e2005-04-16 15:20:36 -07001021{
1022 struct ata_port *ap = qc->ap;
1023 struct pdc_port_priv *pp = ap->private_data;
Mikael Pettersson821d22c2008-05-17 18:48:15 +02001024 void __iomem *host_mmio = ap->host->iomap[PDC_MMIO_BAR];
1025 void __iomem *ata_mmio = ap->ioaddr.cmd_addr;
Linus Torvalds1da177e2005-04-16 15:20:36 -07001026 unsigned int port_no = ap->port_no;
1027 u8 seq = (u8) (port_no + 1);
1028
1029 VPRINTK("ENTER, ap %p\n", ap);
1030
Mikael Pettersson821d22c2008-05-17 18:48:15 +02001031 writel(0x00000001, host_mmio + (seq * 4));
1032 readl(host_mmio + (seq * 4)); /* flush */
Linus Torvalds1da177e2005-04-16 15:20:36 -07001033
1034 pp->pkt[2] = seq;
1035 wmb(); /* flush PRD, pkt writes */
Mikael Pettersson821d22c2008-05-17 18:48:15 +02001036 writel(pp->pkt_dma, ata_mmio + PDC_PKT_SUBMIT);
1037 readl(ata_mmio + PDC_PKT_SUBMIT); /* flush */
Linus Torvalds1da177e2005-04-16 15:20:36 -07001038}
1039
Tejun Heo9363c382008-04-07 22:47:16 +09001040static unsigned int pdc_qc_issue(struct ata_queued_cmd *qc)
Linus Torvalds1da177e2005-04-16 15:20:36 -07001041{
1042 switch (qc->tf.protocol) {
Tejun Heo0dc36882007-12-18 16:34:43 -05001043 case ATAPI_PROT_NODATA:
Mikael Petterssonfba6edb2007-01-13 21:32:30 +01001044 if (qc->dev->flags & ATA_DFLAG_CDB_INTR)
1045 break;
1046 /*FALLTHROUGH*/
Tejun Heo51b94d22007-06-08 13:46:55 -07001047 case ATA_PROT_NODATA:
1048 if (qc->tf.flags & ATA_TFLAG_POLLING)
1049 break;
1050 /*FALLTHROUGH*/
Tejun Heo0dc36882007-12-18 16:34:43 -05001051 case ATAPI_PROT_DMA:
Linus Torvalds1da177e2005-04-16 15:20:36 -07001052 case ATA_PROT_DMA:
Linus Torvalds1da177e2005-04-16 15:20:36 -07001053 pdc_packet_start(qc);
1054 return 0;
Linus Torvalds1da177e2005-04-16 15:20:36 -07001055 default:
1056 break;
1057 }
Tejun Heo9363c382008-04-07 22:47:16 +09001058 return ata_sff_qc_issue(qc);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001059}
1060
Jeff Garzik057ace52005-10-22 14:27:05 -04001061static void pdc_tf_load_mmio(struct ata_port *ap, const struct ata_taskfile *tf)
Linus Torvalds1da177e2005-04-16 15:20:36 -07001062{
Tejun Heo0dc36882007-12-18 16:34:43 -05001063 WARN_ON(tf->protocol == ATA_PROT_DMA || tf->protocol == ATAPI_PROT_DMA);
Tejun Heo9363c382008-04-07 22:47:16 +09001064 ata_sff_tf_load(ap, tf);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001065}
1066
Jeff Garzik5796d1c2007-10-26 00:03:37 -04001067static void pdc_exec_command_mmio(struct ata_port *ap,
1068 const struct ata_taskfile *tf)
Linus Torvalds1da177e2005-04-16 15:20:36 -07001069{
Tejun Heo0dc36882007-12-18 16:34:43 -05001070 WARN_ON(tf->protocol == ATA_PROT_DMA || tf->protocol == ATAPI_PROT_DMA);
Tejun Heo9363c382008-04-07 22:47:16 +09001071 ata_sff_exec_command(ap, tf);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001072}
1073
Mikael Pettersson95006182007-01-09 10:51:46 +01001074static int pdc_check_atapi_dma(struct ata_queued_cmd *qc)
1075{
1076 u8 *scsicmd = qc->scsicmd->cmnd;
1077 int pio = 1; /* atapi dma off by default */
1078
1079 /* Whitelist commands that may use DMA. */
1080 switch (scsicmd[0]) {
1081 case WRITE_12:
1082 case WRITE_10:
1083 case WRITE_6:
1084 case READ_12:
1085 case READ_10:
1086 case READ_6:
1087 case 0xad: /* READ_DVD_STRUCTURE */
1088 case 0xbe: /* READ_CD */
1089 pio = 0;
1090 }
1091 /* -45150 (FFFF4FA2) to -1 (FFFFFFFF) shall use PIO mode */
1092 if (scsicmd[0] == WRITE_10) {
Jeff Garzik5796d1c2007-10-26 00:03:37 -04001093 unsigned int lba =
1094 (scsicmd[2] << 24) |
1095 (scsicmd[3] << 16) |
1096 (scsicmd[4] << 8) |
1097 scsicmd[5];
Mikael Pettersson95006182007-01-09 10:51:46 +01001098 if (lba >= 0xFFFF4FA2)
1099 pio = 1;
1100 }
1101 return pio;
1102}
1103
Mikael Pettersson724114a2007-03-11 21:20:43 +01001104static int pdc_old_sata_check_atapi_dma(struct ata_queued_cmd *qc)
Mikael Pettersson95006182007-01-09 10:51:46 +01001105{
Mikael Pettersson95006182007-01-09 10:51:46 +01001106 /* First generation chips cannot use ATAPI DMA on SATA ports */
Mikael Pettersson724114a2007-03-11 21:20:43 +01001107 return 1;
Mikael Pettersson95006182007-01-09 10:51:46 +01001108}
Linus Torvalds1da177e2005-04-16 15:20:36 -07001109
Tejun Heoeca25dc2007-04-17 23:44:07 +09001110static void pdc_ata_setup_port(struct ata_port *ap,
1111 void __iomem *base, void __iomem *scr_addr)
Linus Torvalds1da177e2005-04-16 15:20:36 -07001112{
Tejun Heoeca25dc2007-04-17 23:44:07 +09001113 ap->ioaddr.cmd_addr = base;
1114 ap->ioaddr.data_addr = base;
1115 ap->ioaddr.feature_addr =
1116 ap->ioaddr.error_addr = base + 0x4;
1117 ap->ioaddr.nsect_addr = base + 0x8;
1118 ap->ioaddr.lbal_addr = base + 0xc;
1119 ap->ioaddr.lbam_addr = base + 0x10;
1120 ap->ioaddr.lbah_addr = base + 0x14;
1121 ap->ioaddr.device_addr = base + 0x18;
1122 ap->ioaddr.command_addr =
1123 ap->ioaddr.status_addr = base + 0x1c;
1124 ap->ioaddr.altstatus_addr =
1125 ap->ioaddr.ctl_addr = base + 0x38;
1126 ap->ioaddr.scr_addr = scr_addr;
Linus Torvalds1da177e2005-04-16 15:20:36 -07001127}
1128
Tejun Heoeca25dc2007-04-17 23:44:07 +09001129static void pdc_host_init(struct ata_host *host)
Linus Torvalds1da177e2005-04-16 15:20:36 -07001130{
Mikael Pettersson821d22c2008-05-17 18:48:15 +02001131 void __iomem *host_mmio = host->iomap[PDC_MMIO_BAR];
Tejun Heoeca25dc2007-04-17 23:44:07 +09001132 int is_gen2 = host->ports[0]->flags & PDC_FLAG_GEN_II;
Mikael Petterssond324d4622006-12-06 09:55:43 +01001133 int hotplug_offset;
Linus Torvalds1da177e2005-04-16 15:20:36 -07001134 u32 tmp;
1135
Tejun Heoeca25dc2007-04-17 23:44:07 +09001136 if (is_gen2)
Mikael Petterssond324d4622006-12-06 09:55:43 +01001137 hotplug_offset = PDC2_SATA_PLUG_CSR;
1138 else
1139 hotplug_offset = PDC_SATA_PLUG_CSR;
1140
Linus Torvalds1da177e2005-04-16 15:20:36 -07001141 /*
1142 * Except for the hotplug stuff, this is voodoo from the
1143 * Promise driver. Label this entire section
1144 * "TODO: figure out why we do this"
1145 */
1146
Mikael Petterssonb2d1eee2006-11-22 22:00:15 +01001147 /* enable BMR_BURST, maybe change FIFO_SHD to 8 dwords */
Mikael Pettersson821d22c2008-05-17 18:48:15 +02001148 tmp = readl(host_mmio + PDC_FLASH_CTL);
Mikael Petterssonb2d1eee2006-11-22 22:00:15 +01001149 tmp |= 0x02000; /* bit 13 (enable bmr burst) */
Tejun Heoeca25dc2007-04-17 23:44:07 +09001150 if (!is_gen2)
Mikael Petterssonb2d1eee2006-11-22 22:00:15 +01001151 tmp |= 0x10000; /* bit 16 (fifo threshold at 8 dw) */
Mikael Pettersson821d22c2008-05-17 18:48:15 +02001152 writel(tmp, host_mmio + PDC_FLASH_CTL);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001153
1154 /* clear plug/unplug flags for all ports */
Mikael Pettersson821d22c2008-05-17 18:48:15 +02001155 tmp = readl(host_mmio + hotplug_offset);
1156 writel(tmp | 0xff, host_mmio + hotplug_offset);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001157
Mikael Pettersson821d22c2008-05-17 18:48:15 +02001158 tmp = readl(host_mmio + hotplug_offset);
Mikael Pettersson0ae66542009-09-15 15:07:32 +02001159 if (is_gen2) /* unmask plug/unplug ints */
1160 writel(tmp & ~0xff0000, host_mmio + hotplug_offset);
1161 else /* mask plug/unplug ints */
1162 writel(tmp | 0xff0000, host_mmio + hotplug_offset);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001163
Mikael Petterssonb2d1eee2006-11-22 22:00:15 +01001164 /* don't initialise TBG or SLEW on 2nd generation chips */
Tejun Heoeca25dc2007-04-17 23:44:07 +09001165 if (is_gen2)
Mikael Petterssonb2d1eee2006-11-22 22:00:15 +01001166 return;
1167
Linus Torvalds1da177e2005-04-16 15:20:36 -07001168 /* reduce TBG clock to 133 Mhz. */
Mikael Pettersson821d22c2008-05-17 18:48:15 +02001169 tmp = readl(host_mmio + PDC_TBG_MODE);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001170 tmp &= ~0x30000; /* clear bit 17, 16*/
1171 tmp |= 0x10000; /* set bit 17:16 = 0:1 */
Mikael Pettersson821d22c2008-05-17 18:48:15 +02001172 writel(tmp, host_mmio + PDC_TBG_MODE);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001173
Mikael Pettersson821d22c2008-05-17 18:48:15 +02001174 readl(host_mmio + PDC_TBG_MODE); /* flush */
Linus Torvalds1da177e2005-04-16 15:20:36 -07001175 msleep(10);
1176
1177 /* adjust slew rate control register. */
Mikael Pettersson821d22c2008-05-17 18:48:15 +02001178 tmp = readl(host_mmio + PDC_SLEW_CTL);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001179 tmp &= 0xFFFFF03F; /* clear bit 11 ~ 6 */
1180 tmp |= 0x00000900; /* set bit 11-9 = 100b , bit 8-6 = 100 */
Mikael Pettersson821d22c2008-05-17 18:48:15 +02001181 writel(tmp, host_mmio + PDC_SLEW_CTL);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001182}
1183
Jeff Garzik5796d1c2007-10-26 00:03:37 -04001184static int pdc_ata_init_one(struct pci_dev *pdev,
1185 const struct pci_device_id *ent)
Linus Torvalds1da177e2005-04-16 15:20:36 -07001186{
Tejun Heoeca25dc2007-04-17 23:44:07 +09001187 const struct ata_port_info *pi = &pdc_port_info[ent->driver_data];
1188 const struct ata_port_info *ppi[PDC_MAX_PORTS];
1189 struct ata_host *host;
Mikael Pettersson3100d492012-09-16 20:53:43 +02001190 struct pdc_host_priv *hpriv;
Mikael Pettersson821d22c2008-05-17 18:48:15 +02001191 void __iomem *host_mmio;
Tejun Heoeca25dc2007-04-17 23:44:07 +09001192 int n_ports, i, rc;
Mikael Pettersson5ac2fe52007-05-06 22:14:01 +02001193 int is_sataii_tx4;
Linus Torvalds1da177e2005-04-16 15:20:36 -07001194
Joe Perches06296a12011-04-15 15:52:00 -07001195 ata_print_version_once(&pdev->dev, DRV_VERSION);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001196
Tejun Heoeca25dc2007-04-17 23:44:07 +09001197 /* enable and acquire resources */
Tejun Heo24dc5f32007-01-20 16:00:28 +09001198 rc = pcim_enable_device(pdev);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001199 if (rc)
1200 return rc;
1201
Tejun Heo0d5ff562007-02-01 15:06:36 +09001202 rc = pcim_iomap_regions(pdev, 1 << PDC_MMIO_BAR, DRV_NAME);
1203 if (rc == -EBUSY)
Tejun Heo24dc5f32007-01-20 16:00:28 +09001204 pcim_pin_device(pdev);
Tejun Heo0d5ff562007-02-01 15:06:36 +09001205 if (rc)
Tejun Heo24dc5f32007-01-20 16:00:28 +09001206 return rc;
Mikael Pettersson821d22c2008-05-17 18:48:15 +02001207 host_mmio = pcim_iomap_table(pdev)[PDC_MMIO_BAR];
Tejun Heoeca25dc2007-04-17 23:44:07 +09001208
1209 /* determine port configuration and setup host */
1210 n_ports = 2;
1211 if (pi->flags & PDC_FLAG_4_PORTS)
1212 n_ports = 4;
1213 for (i = 0; i < n_ports; i++)
1214 ppi[i] = pi;
1215
1216 if (pi->flags & PDC_FLAG_SATA_PATA) {
Mikael Pettersson821d22c2008-05-17 18:48:15 +02001217 u8 tmp = readb(host_mmio + PDC_FLASH_CTL + 1);
Mikael Petterssond0e58032007-06-19 21:53:30 +02001218 if (!(tmp & 0x80))
Tejun Heoeca25dc2007-04-17 23:44:07 +09001219 ppi[n_ports++] = pi + 1;
Tejun Heoeca25dc2007-04-17 23:44:07 +09001220 }
1221
1222 host = ata_host_alloc_pinfo(&pdev->dev, ppi, n_ports);
1223 if (!host) {
Joe Perchesa44fec12011-04-15 15:51:58 -07001224 dev_err(&pdev->dev, "failed to allocate host\n");
Tejun Heoeca25dc2007-04-17 23:44:07 +09001225 return -ENOMEM;
1226 }
Mikael Pettersson3100d492012-09-16 20:53:43 +02001227 hpriv = devm_kzalloc(&pdev->dev, sizeof *hpriv, GFP_KERNEL);
1228 if (!hpriv)
1229 return -ENOMEM;
1230 spin_lock_init(&hpriv->hard_reset_lock);
1231 host->private_data = hpriv;
Tejun Heoeca25dc2007-04-17 23:44:07 +09001232 host->iomap = pcim_iomap_table(pdev);
1233
Mikael Petterssond0e58032007-06-19 21:53:30 +02001234 is_sataii_tx4 = pdc_is_sataii_tx4(pi->flags);
Mikael Pettersson5ac2fe52007-05-06 22:14:01 +02001235 for (i = 0; i < host->n_ports; i++) {
Tejun Heocbcdd872007-08-18 13:14:55 +09001236 struct ata_port *ap = host->ports[i];
Mikael Petterssond0e58032007-06-19 21:53:30 +02001237 unsigned int ata_no = pdc_port_no_to_ata_no(i, is_sataii_tx4);
Mikael Pettersson821d22c2008-05-17 18:48:15 +02001238 unsigned int ata_offset = 0x200 + ata_no * 0x80;
Tejun Heocbcdd872007-08-18 13:14:55 +09001239 unsigned int scr_offset = 0x400 + ata_no * 0x100;
1240
Mikael Pettersson821d22c2008-05-17 18:48:15 +02001241 pdc_ata_setup_port(ap, host_mmio + ata_offset, host_mmio + scr_offset);
Tejun Heocbcdd872007-08-18 13:14:55 +09001242
1243 ata_port_pbar_desc(ap, PDC_MMIO_BAR, -1, "mmio");
Mikael Pettersson821d22c2008-05-17 18:48:15 +02001244 ata_port_pbar_desc(ap, PDC_MMIO_BAR, ata_offset, "ata");
Mikael Pettersson5ac2fe52007-05-06 22:14:01 +02001245 }
Tejun Heoeca25dc2007-04-17 23:44:07 +09001246
1247 /* initialize adapter */
1248 pdc_host_init(host);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001249
1250 rc = pci_set_dma_mask(pdev, ATA_DMA_MASK);
1251 if (rc)
Tejun Heo24dc5f32007-01-20 16:00:28 +09001252 return rc;
Linus Torvalds1da177e2005-04-16 15:20:36 -07001253 rc = pci_set_consistent_dma_mask(pdev, ATA_DMA_MASK);
1254 if (rc)
Tejun Heo24dc5f32007-01-20 16:00:28 +09001255 return rc;
Linus Torvalds1da177e2005-04-16 15:20:36 -07001256
Tejun Heoeca25dc2007-04-17 23:44:07 +09001257 /* start host, request IRQ and attach */
Linus Torvalds1da177e2005-04-16 15:20:36 -07001258 pci_set_master(pdev);
Tejun Heoeca25dc2007-04-17 23:44:07 +09001259 return ata_host_activate(host, pdev->irq, pdc_interrupt, IRQF_SHARED,
1260 &pdc_ata_sht);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001261}
1262
Axel Lin2fc75da2012-04-19 13:43:05 +08001263module_pci_driver(pdc_ata_pci_driver);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001264
Linus Torvalds1da177e2005-04-16 15:20:36 -07001265MODULE_AUTHOR("Jeff Garzik");
Tobias Lorenzf497ba72005-05-12 15:51:01 -04001266MODULE_DESCRIPTION("Promise ATA TX2/TX4/TX4000 low-level driver");
Linus Torvalds1da177e2005-04-16 15:20:36 -07001267MODULE_LICENSE("GPL");
1268MODULE_DEVICE_TABLE(pci, pdc_ata_pci_tbl);
1269MODULE_VERSION(DRV_VERSION);