blob: aa4bdd393c58ee2c4cf40105b1644afdcb19913c [file] [log] [blame]
Jon Masonfce8a7b2012-11-16 19:27:12 -07001/*
2 * This file is provided under a dual BSD/GPLv2 license. When using or
3 * redistributing this file, you may do so under either license.
4 *
5 * GPL LICENSE SUMMARY
6 *
7 * Copyright(c) 2012 Intel Corporation. All rights reserved.
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of version 2 of the GNU General Public License as
11 * published by the Free Software Foundation.
12 *
13 * BSD LICENSE
14 *
15 * Copyright(c) 2012 Intel Corporation. All rights reserved.
16 *
17 * Redistribution and use in source and binary forms, with or without
18 * modification, are permitted provided that the following conditions
19 * are met:
20 *
21 * * Redistributions of source code must retain the above copyright
22 * notice, this list of conditions and the following disclaimer.
23 * * Redistributions in binary form must reproduce the above copy
24 * notice, this list of conditions and the following disclaimer in
25 * the documentation and/or other materials provided with the
26 * distribution.
27 * * Neither the name of Intel Corporation nor the names of its
28 * contributors may be used to endorse or promote products derived
29 * from this software without specific prior written permission.
30 *
31 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
32 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
33 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
34 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
35 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
36 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
37 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
38 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
39 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
40 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
41 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
42 *
43 * Intel PCIe NTB Linux driver
44 *
45 * Contact Information:
46 * Jon Mason <jon.mason@intel.com>
47 */
48
Jon Masonfce8a7b2012-11-16 19:27:12 -070049#define NTB_LINK_STATUS_ACTIVE 0x2000
50#define NTB_LINK_SPEED_MASK 0x000f
51#define NTB_LINK_WIDTH_MASK 0x03f0
52
53#define SNB_MSIX_CNT 4
Jon Mason87034512013-07-15 15:26:14 -070054#define SNB_MAX_B2B_SPADS 16
55#define SNB_MAX_COMPAT_SPADS 16
Jon Masonfce8a7b2012-11-16 19:27:12 -070056/* Reserve the uppermost bit for link interrupt */
57#define SNB_MAX_DB_BITS 15
58#define SNB_DB_BITS_PER_VEC 5
Jon Mason948d3a62013-04-18 17:07:36 -070059#define SNB_MAX_MW 2
60#define SNB_ERRATA_MAX_MW 1
Jon Masonfce8a7b2012-11-16 19:27:12 -070061
62#define SNB_DB_HW_LINK 0x8000
63
64#define SNB_PCICMD_OFFSET 0x0504
65#define SNB_DEVCTRL_OFFSET 0x0598
Jon Masoned6c24e2013-07-15 16:43:54 -070066#define SNB_SLINK_STATUS_OFFSET 0x05A2
Jon Masonfce8a7b2012-11-16 19:27:12 -070067#define SNB_LINK_STATUS_OFFSET 0x01A2
68
69#define SNB_PBAR2LMT_OFFSET 0x0000
70#define SNB_PBAR4LMT_OFFSET 0x0008
71#define SNB_PBAR2XLAT_OFFSET 0x0010
72#define SNB_PBAR4XLAT_OFFSET 0x0018
73#define SNB_SBAR2LMT_OFFSET 0x0020
74#define SNB_SBAR4LMT_OFFSET 0x0028
75#define SNB_SBAR2XLAT_OFFSET 0x0030
76#define SNB_SBAR4XLAT_OFFSET 0x0038
77#define SNB_SBAR0BASE_OFFSET 0x0040
Jon Mason948d3a62013-04-18 17:07:36 -070078#define SNB_SBAR0BASE_OFFSET 0x0040
79#define SNB_SBAR2BASE_OFFSET 0x0048
80#define SNB_SBAR4BASE_OFFSET 0x0050
Jon Masonfce8a7b2012-11-16 19:27:12 -070081#define SNB_SBAR2BASE_OFFSET 0x0048
82#define SNB_SBAR4BASE_OFFSET 0x0050
83#define SNB_NTBCNTL_OFFSET 0x0058
84#define SNB_SBDF_OFFSET 0x005C
85#define SNB_PDOORBELL_OFFSET 0x0060
86#define SNB_PDBMSK_OFFSET 0x0062
87#define SNB_SDOORBELL_OFFSET 0x0064
88#define SNB_SDBMSK_OFFSET 0x0066
89#define SNB_USMEMMISS 0x0070
90#define SNB_SPAD_OFFSET 0x0080
91#define SNB_SPADSEMA4_OFFSET 0x00c0
92#define SNB_WCCNTRL_OFFSET 0x00e0
93#define SNB_B2B_SPAD_OFFSET 0x0100
94#define SNB_B2B_DOORBELL_OFFSET 0x0140
Jon Mason948d3a62013-04-18 17:07:36 -070095#define SNB_B2B_XLAT_OFFSETL 0x0144
96#define SNB_B2B_XLAT_OFFSETU 0x0148
97
98#define SNB_MBAR01_USD_ADDR 0x000000210000000CULL
99#define SNB_MBAR23_USD_ADDR 0x000000410000000CULL
100#define SNB_MBAR45_USD_ADDR 0x000000810000000CULL
101#define SNB_MBAR01_DSD_ADDR 0x000000200000000CULL
102#define SNB_MBAR23_DSD_ADDR 0x000000400000000CULL
103#define SNB_MBAR45_DSD_ADDR 0x000000800000000CULL
Jon Masonfce8a7b2012-11-16 19:27:12 -0700104
105#define BWD_MSIX_CNT 34
106#define BWD_MAX_SPADS 16
Jon Masonfce8a7b2012-11-16 19:27:12 -0700107#define BWD_MAX_DB_BITS 34
108#define BWD_DB_BITS_PER_VEC 1
Jon Mason948d3a62013-04-18 17:07:36 -0700109#define BWD_MAX_MW 2
Jon Masonfce8a7b2012-11-16 19:27:12 -0700110
111#define BWD_PCICMD_OFFSET 0xb004
112#define BWD_MBAR23_OFFSET 0xb018
113#define BWD_MBAR45_OFFSET 0xb020
114#define BWD_DEVCTRL_OFFSET 0xb048
115#define BWD_LINK_STATUS_OFFSET 0xb052
Jon Mason113bf1c2012-11-16 18:52:57 -0700116#define BWD_ERRCORSTS_OFFSET 0xb110
Jon Masonfce8a7b2012-11-16 19:27:12 -0700117
118#define BWD_SBAR2XLAT_OFFSET 0x0008
119#define BWD_SBAR4XLAT_OFFSET 0x0010
120#define BWD_PDOORBELL_OFFSET 0x0020
121#define BWD_PDBMSK_OFFSET 0x0028
122#define BWD_NTBCNTL_OFFSET 0x0060
123#define BWD_EBDF_OFFSET 0x0064
124#define BWD_SPAD_OFFSET 0x0080
125#define BWD_SPADSEMA_OFFSET 0x00c0
126#define BWD_STKYSPAD_OFFSET 0x00c4
127#define BWD_PBAR2XLAT_OFFSET 0x8008
128#define BWD_PBAR4XLAT_OFFSET 0x8010
129#define BWD_B2B_DOORBELL_OFFSET 0x8020
130#define BWD_B2B_SPAD_OFFSET 0x8080
131#define BWD_B2B_SPADSEMA_OFFSET 0x80c0
132#define BWD_B2B_STKYSPAD_OFFSET 0x80c4
133
Jon Mason113bf1c2012-11-16 18:52:57 -0700134#define BWD_MODPHY_PCSREG4 0x1c004
135#define BWD_MODPHY_PCSREG6 0x1c006
136
137#define BWD_IP_BASE 0xC000
138#define BWD_DESKEWSTS_OFFSET (BWD_IP_BASE + 0x3024)
139#define BWD_LTSSMERRSTS0_OFFSET (BWD_IP_BASE + 0x3180)
140#define BWD_LTSSMSTATEJMP_OFFSET (BWD_IP_BASE + 0x3040)
141#define BWD_IBSTERRRCRVSTS0_OFFSET (BWD_IP_BASE + 0x3324)
142
143#define BWD_DESKEWSTS_DBERR (1 << 15)
144#define BWD_LTSSMERRSTS0_UNEXPECTEDEI (1 << 20)
145#define BWD_LTSSMSTATEJMP_FORCEDETECT (1 << 2)
146#define BWD_IBIST_ERR_OFLOW 0x7FFF7FFF
147
Jon Masoned6c24e2013-07-15 16:43:54 -0700148#define NTB_CNTL_CFG_LOCK (1 << 0)
149#define NTB_CNTL_LINK_DISABLE (1 << 1)
Jon Masonfce8a7b2012-11-16 19:27:12 -0700150#define NTB_CNTL_BAR23_SNOOP (1 << 2)
151#define NTB_CNTL_BAR45_SNOOP (1 << 6)
152#define BWD_CNTL_LINK_DOWN (1 << 16)
153
154#define NTB_PPD_OFFSET 0x00D4
155#define SNB_PPD_CONN_TYPE 0x0003
156#define SNB_PPD_DEV_TYPE 0x0010
157#define BWD_PPD_INIT_LINK 0x0008
158#define BWD_PPD_CONN_TYPE 0x0300
159#define BWD_PPD_DEV_TYPE 0x1000