blob: 0793dcf54f2e51dd30be757962db1483824a1d9d [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001if ARCH_CLPS711X
2
3menu "CLPS711X/EP721X Implementations"
4
5config ARCH_AUTCPU12
6 bool "AUTCPU12"
7 help
8 Say Y if you intend to run the kernel on the autronix autcpu12
9 board. This board is based on a Cirrus Logic CS89712.
10
11config ARCH_CDB89712
12 bool "CDB89712"
Russell Kingf7e68bb2005-05-05 14:49:01 +010013 select ISA
Linus Torvalds1da177e2005-04-16 15:20:36 -070014 help
15 This is an evaluation board from Cirrus for the CS89712 processor.
16 The board includes 2 serial ports, Ethernet, IRDA, and expansion
17 headers. It comes with 16 MB SDRAM and 8 MB flash ROM.
18
19config ARCH_CEIVA
20 bool "CEIVA"
21 help
22 Say Y here if you intend to run this kernel on the Ceiva/Polaroid
23 PhotoMax Digital Picture Frame.
24
25config ARCH_CLEP7312
26 bool "CLEP7312"
27
28config ARCH_EDB7211
29 bool "EDB7211"
Russell Kingf7e68bb2005-05-05 14:49:01 +010030 select ISA
Russell King3cd9e192005-06-25 19:29:34 +010031 select ARCH_DISCONTIGMEM_ENABLE
Linus Torvalds1da177e2005-04-16 15:20:36 -070032 help
33 Say Y here if you intend to run this kernel on a Cirrus Logic EDB-7211
34 evaluation board.
35
36config ARCH_P720T
37 bool "P720T"
38 help
39 Say Y here if you intend to run this kernel on the ARM Prospector
40 720T.
41
42config ARCH_FORTUNET
43 bool "FORTUNET"
44
45# XXX Maybe these should indicate register compatibility
46# instead of being mutually exclusive.
47config ARCH_EP7211
48 bool
49 depends on ARCH_EDB7211
50 default y
51
52config ARCH_EP7212
53 bool
54 depends on ARCH_P720T || ARCH_CEIVA
55 default y
56
57config EP72XX_ROM_BOOT
58 bool "EP72xx ROM boot"
59 depends on ARCH_EP7211 || ARCH_EP7212
60 ---help---
61 If you say Y here, your CLPS711x-based kernel will use the bootstrap
62 mode memory map instead of the normal memory map.
63
64 Processors derived from the Cirrus CLPS-711X core support two boot
65 modes. Normal mode boots from the external memory device at CS0.
66 Bootstrap mode rearranges parts of the memory map, placing an
67 internal 128 byte bootstrap ROM at CS0. This option performs the
68 address map changes required to support booting in this mode.
69
70 You almost surely want to say N here.
71
Linus Torvalds1da177e2005-04-16 15:20:36 -070072endmenu
73
74endif