Blame - drivers/pinctrl/Kconfig - kernel/msm-4.9

blob: abfb96408779ccce885e87d745847d5279087bca [file] [log] [blame]

Linus Walleij	2744e8a	2011-05-02 20:50:54 +0200	[diff] [blame]	1	#
				2	# PINCTRL infrastructure and drivers
				3	#
				4
Linus Walleij	45f034e	2011-11-05 21:28:46 +0100	[diff] [blame]	5	config PINCTRL
				6	bool
Linus Walleij	2744e8a	2011-05-02 20:50:54 +0200	[diff] [blame]	7	depends on EXPERIMENTAL
Linus Walleij	2744e8a	2011-05-02 20:50:54 +0200	[diff] [blame]	8
				9	if PINCTRL
				10
Linus Walleij	45f034e	2011-11-05 21:28:46 +0100	[diff] [blame]	11	menu "Pin controllers"
				12	depends on PINCTRL
				13
Linus Walleij	2744e8a	2011-05-02 20:50:54 +0200	[diff] [blame]	14	config PINMUX
Linus Walleij	ae6b4d8	2011-10-19 18:14:33 +0200	[diff] [blame]	15	bool "Support pin multiplexing controllers"
				16
				17	config PINCONF
				18	bool "Support pin configuration controllers"
Linus Walleij	2744e8a	2011-05-02 20:50:54 +0200	[diff] [blame]	19
Linus Walleij	394349f	2011-11-24 18:27:15 +0100	[diff] [blame]	20	config GENERIC_PINCONF
				21	bool
				22	select PINCONF
				23
Linus Walleij	2744e8a	2011-05-02 20:50:54 +0200	[diff] [blame]	24	config DEBUG_PINCTRL
				25	bool "Debug PINCTRL calls"
				26	depends on DEBUG_KERNEL
				27	help
				28	Say Y here to add some extra checks and diagnostics to PINCTRL calls.
				29
Haojian Zhuang	f4e6698	2012-01-04 10:26:33 +0800	[diff] [blame]	30	config PINCTRL_PXA3xx
				31	bool
				32	select PINMUX
				33
				34	config PINCTRL_MMP2
				35	bool "MMP2 pin controller driver"
				36	depends on ARCH_MMP
				37	select PINCTRL_PXA3xx
				38	select PINCONF
				39
				40	config PINCTRL_PXA168
				41	bool "PXA168 pin controller driver"
				42	depends on ARCH_MMP
				43	select PINCTRL_PXA3xx
				44	select PINCONF
				45
				46	config PINCTRL_PXA910
				47	bool "PXA910 pin controller driver"
				48	depends on ARCH_MMP
				49	select PINCTRL_PXA3xx
				50	select PINCONF
				51
Linus Walleij	3bece55	2011-12-18 23:44:26 +0100	[diff] [blame]	52	config PINCTRL_SIRF
				53	bool "CSR SiRFprimaII pin controller driver"
Rongjun Ying	393daa8	2011-10-09 03:11:13 -0700	[diff] [blame]	54	depends on ARCH_PRIMA2
				55	select PINMUX
Rongjun Ying	393daa8	2011-10-09 03:11:13 -0700	[diff] [blame]	56
Stephen Warren	971dac7	2012-02-01 14:04:47 -0700	[diff] [blame]	57	config PINCTRL_TEGRA
				58	bool
				59
				60	config PINCTRL_TEGRA20
				61	bool
				62	select PINMUX
				63	select PINCONF
				64	select PINCTRL_TEGRA
				65
				66	config PINCTRL_TEGRA30
				67	bool
				68	select PINMUX
				69	select PINCONF
				70	select PINCTRL_TEGRA
				71
Linus Walleij	3bece55	2011-12-18 23:44:26 +0100	[diff] [blame]	72	config PINCTRL_U300
				73	bool "U300 pin controller driver"
Linus Walleij	98da352	2011-05-02 20:54:38 +0200	[diff] [blame]	74	depends on ARCH_U300
				75	select PINMUX
Linus Walleij	dc0b1aa	2011-11-16 21:58:10 +0100	[diff] [blame^]	76	select GENERIC_PINCONF
Linus Walleij	45f034e	2011-11-05 21:28:46 +0100	[diff] [blame]	77
Linus Walleij	ca402d3	2011-11-16 09:22:59 +0100	[diff] [blame]	78	config PINCTRL_COH901
				79	bool "ST-Ericsson U300 COH 901 335/571 GPIO"
Linus Walleij	b4e3ac7	2011-11-16 10:24:39 +0100	[diff] [blame]	80	depends on GPIOLIB && ARCH_U300 && PINMUX_U300
Linus Walleij	ca402d3	2011-11-16 09:22:59 +0100	[diff] [blame]	81	help
				82	Say yes here to support GPIO interface on ST-Ericsson U300.
				83	The names of the two IP block variants supported are
				84	COH 901 335 and COH 901 571/3. They contain 3, 5 or 7
				85	ports of 8 GPIO pins each.
				86
Linus Walleij	45f034e	2011-11-05 21:28:46 +0100	[diff] [blame]	87	endmenu
Linus Walleij	98da352	2011-05-02 20:54:38 +0200	[diff] [blame]	88
Linus Walleij	2744e8a	2011-05-02 20:50:54 +0200	[diff] [blame]	89	endif