Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm-4.9 / de06c1db255fb70301651a0255c6147e0036ea01 / . / arch / powerpc / kvm / e500_emulate.c
blob: 990db69a1d0b0f9a76d31ae1323fb6e23cb39a82 [file] [log] [blame]
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]1/*
Scott Wood5ce941e2011-04-27 17:24:21 -0500[diff] [blame]2 * Copyright (C) 2008-2011 Freescale Semiconductor, Inc. All rights reserved.
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]3 *
4 * Author: Yu Liu, <yu.liu@freescale.com>
5 *
6 * Description:
7 * This file is derived from arch/powerpc/kvm/44x_emulate.c,
8 * by Hollis Blanchard <hollisb@us.ibm.com>.
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License, version 2, as
12 * published by the Free Software Foundation.
13 */
14
15#include <asm/kvm_ppc.h>
16#include <asm/disassemble.h>
Alexander Graf4ab96912012-02-15 13:28:48 +0000[diff] [blame]17#include <asm/dbell.h>
Tudor Laurentiu2daab502015-09-25 18:02:23 +0300[diff] [blame]18#include <asm/reg_booke.h>
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]19
20#include "booke.h"
Scott Wood29a5a6f2011-12-20 15:34:29 +0000[diff] [blame]21#include "e500.h"
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]22
Alexander Graf8f20a3a2014-04-17 13:25:33 +0200[diff] [blame]23#define XOP_DCBTLS 166
Alexander Graf4ab96912012-02-15 13:28:48 +0000[diff] [blame]24#define XOP_MSGSND 206
25#define XOP_MSGCLR 238
Tudor Laurentiu2daab502015-09-25 18:02:23 +0300[diff] [blame]26#define XOP_MFTMR 366
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]27#define XOP_TLBIVAX 786
28#define XOP_TLBSX 914
29#define XOP_TLBRE 946
30#define XOP_TLBWE 978
Scott Woodab9fc402011-12-20 15:34:39 +0000[diff] [blame]31#define XOP_TLBILX 18
Bharat Bhushanb12c7842013-07-04 12:27:45 +0530[diff] [blame]32#define XOP_EHPRIV 270
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]33
Alexander Graf4ab96912012-02-15 13:28:48 +0000[diff] [blame]34#ifdef CONFIG_KVM_E500MC
35static int dbell2prio(ulong param)
36{
37 int msg = param & PPC_DBELL_TYPE_MASK;
38 int prio = -1;
39
40 switch (msg) {
41 case PPC_DBELL_TYPE(PPC_DBELL):
42 prio = BOOKE_IRQPRIO_DBELL;
43 break;
44 case PPC_DBELL_TYPE(PPC_DBELL_CRIT):
45 prio = BOOKE_IRQPRIO_DBELL_CRIT;
46 break;
47 default:
48 break;
49 }
50
51 return prio;
52}
53
54static int kvmppc_e500_emul_msgclr(struct kvm_vcpu *vcpu, int rb)
55{
56 ulong param = vcpu->arch.gpr[rb];
57 int prio = dbell2prio(param);
58
59 if (prio < 0)
60 return EMULATE_FAIL;
61
62 clear_bit(prio, &vcpu->arch.pending_exceptions);
63 return EMULATE_DONE;
64}
65
66static int kvmppc_e500_emul_msgsnd(struct kvm_vcpu *vcpu, int rb)
67{
68 ulong param = vcpu->arch.gpr[rb];
69 int prio = dbell2prio(rb);
70 int pir = param & PPC_DBELL_PIR_MASK;
71 int i;
72 struct kvm_vcpu *cvcpu;
73
74 if (prio < 0)
75 return EMULATE_FAIL;
76
77 kvm_for_each_vcpu(i, cvcpu, vcpu->kvm) {
78 int cpir = cvcpu->arch.shared->pir;
79 if ((param & PPC_DBELL_MSG_BRDCAST) || (cpir == pir)) {
80 set_bit(prio, &cvcpu->arch.pending_exceptions);
81 kvm_vcpu_kick(cvcpu);
82 }
83 }
84
85 return EMULATE_DONE;
86}
87#endif
88
Bharat Bhushanb12c7842013-07-04 12:27:45 +0530[diff] [blame]89static int kvmppc_e500_emul_ehpriv(struct kvm_run *run, struct kvm_vcpu *vcpu,
90 unsigned int inst, int *advance)
91{
92 int emulated = EMULATE_DONE;
93
94 switch (get_oc(inst)) {
95 case EHPRIV_OC_DEBUG:
96 run->exit_reason = KVM_EXIT_DEBUG;
97 run->debug.arch.address = vcpu->arch.pc;
98 run->debug.arch.status = 0;
99 kvmppc_account_exit(vcpu, DEBUG_EXITS);
100 emulated = EMULATE_EXIT_USER;
101 *advance = 0;
102 break;
103 default:
104 emulated = EMULATE_FAIL;
105 }
106 return emulated;
107}
108
Alexander Graf8f20a3a2014-04-17 13:25:33 +0200[diff] [blame]109static int kvmppc_e500_emul_dcbtls(struct kvm_vcpu *vcpu)
110{
111 struct kvmppc_vcpu_e500 *vcpu_e500 = to_e500(vcpu);
112
113 /* Always fail to lock the cache */
114 vcpu_e500->l1csr0 |= L1CSR0_CUL;
115 return EMULATE_DONE;
116}
117
Tudor Laurentiu2daab502015-09-25 18:02:23 +0300[diff] [blame]118static int kvmppc_e500_emul_mftmr(struct kvm_vcpu *vcpu, unsigned int inst,
119 int rt)
120{
121 /* Expose one thread per vcpu */
122 if (get_tmrn(inst) == TMRN_TMCFG0) {
123 kvmppc_set_gpr(vcpu, rt,
124 1 | (1 << TMRN_TMCFG0_NATHRD_SHIFT));
125 return EMULATE_DONE;
126 }
127
128 return EMULATE_FAIL;
129}
130
Aneesh Kumar K.V3a167bea2013-10-07 22:17:53 +0530[diff] [blame]131int kvmppc_core_emulate_op_e500(struct kvm_run *run, struct kvm_vcpu *vcpu,
132 unsigned int inst, int *advance)
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]133{
134 int emulated = EMULATE_DONE;
Alexander Grafc46dc9a2012-05-04 14:01:33 +0200[diff] [blame]135 int ra = get_ra(inst);
136 int rb = get_rb(inst);
137 int rt = get_rt(inst);
Mihai Caraman7cdd7a92012-10-11 06:13:22 +0000[diff] [blame]138 gva_t ea;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]139
140 switch (get_op(inst)) {
141 case 31:
142 switch (get_xop(inst)) {
143
Alexander Graf8f20a3a2014-04-17 13:25:33 +0200[diff] [blame]144 case XOP_DCBTLS:
145 emulated = kvmppc_e500_emul_dcbtls(vcpu);
146 break;
147
Alexander Graf4ab96912012-02-15 13:28:48 +0000[diff] [blame]148#ifdef CONFIG_KVM_E500MC
149 case XOP_MSGSND:
Alexander Grafc46dc9a2012-05-04 14:01:33 +0200[diff] [blame]150 emulated = kvmppc_e500_emul_msgsnd(vcpu, rb);
Alexander Graf4ab96912012-02-15 13:28:48 +0000[diff] [blame]151 break;
152
153 case XOP_MSGCLR:
Alexander Grafc46dc9a2012-05-04 14:01:33 +0200[diff] [blame]154 emulated = kvmppc_e500_emul_msgclr(vcpu, rb);
Alexander Graf4ab96912012-02-15 13:28:48 +0000[diff] [blame]155 break;
156#endif
157
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]158 case XOP_TLBRE:
159 emulated = kvmppc_e500_emul_tlbre(vcpu);
160 break;
161
162 case XOP_TLBWE:
163 emulated = kvmppc_e500_emul_tlbwe(vcpu);
164 break;
165
166 case XOP_TLBSX:
Mihai Caraman7cdd7a92012-10-11 06:13:22 +0000[diff] [blame]167 ea = kvmppc_get_ea_indexed(vcpu, ra, rb);
168 emulated = kvmppc_e500_emul_tlbsx(vcpu, ea);
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]169 break;
170
Mihai Caraman7cdd7a92012-10-11 06:13:22 +0000[diff] [blame]171 case XOP_TLBILX: {
172 int type = rt & 0x3;
173 ea = kvmppc_get_ea_indexed(vcpu, ra, rb);
174 emulated = kvmppc_e500_emul_tlbilx(vcpu, type, ea);
Scott Woodab9fc402011-12-20 15:34:39 +0000[diff] [blame]175 break;
Mihai Caraman7cdd7a92012-10-11 06:13:22 +0000[diff] [blame]176 }
Scott Woodab9fc402011-12-20 15:34:39 +0000[diff] [blame]177
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]178 case XOP_TLBIVAX:
Mihai Caraman7cdd7a92012-10-11 06:13:22 +0000[diff] [blame]179 ea = kvmppc_get_ea_indexed(vcpu, ra, rb);
180 emulated = kvmppc_e500_emul_tlbivax(vcpu, ea);
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]181 break;
182
Tudor Laurentiu2daab502015-09-25 18:02:23 +0300[diff] [blame]183 case XOP_MFTMR:
184 emulated = kvmppc_e500_emul_mftmr(vcpu, inst, rt);
185 break;
186
Bharat Bhushanb12c7842013-07-04 12:27:45 +0530[diff] [blame]187 case XOP_EHPRIV:
188 emulated = kvmppc_e500_emul_ehpriv(run, vcpu, inst,
189 advance);
190 break;
191
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]192 default:
193 emulated = EMULATE_FAIL;
194 }
195
196 break;
197
198 default:
199 emulated = EMULATE_FAIL;
200 }
201
202 if (emulated == EMULATE_FAIL)
203 emulated = kvmppc_booke_emulate_op(run, vcpu, inst, advance);
204
205 return emulated;
206}
207
Aneesh Kumar K.V3a167bea2013-10-07 22:17:53 +0530[diff] [blame]208int kvmppc_core_emulate_mtspr_e500(struct kvm_vcpu *vcpu, int sprn, ulong spr_val)
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]209{
210 struct kvmppc_vcpu_e500 *vcpu_e500 = to_e500(vcpu);
211 int emulated = EMULATE_DONE;
212
213 switch (sprn) {
Scott Wood73196cd2011-12-20 15:34:47 +0000[diff] [blame]214#ifndef CONFIG_KVM_BOOKE_HV
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]215 case SPRN_PID:
Scott Wood5ce941e2011-04-27 17:24:21 -0500[diff] [blame]216 kvmppc_set_pid(vcpu, spr_val);
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]217 break;
218 case SPRN_PID1:
Liu Yudd9ebf1f2011-06-14 18:35:14 -0500[diff] [blame]219 if (spr_val != 0)
220 return EMULATE_FAIL;
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]221 vcpu_e500->pid[1] = spr_val;
222 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]223 case SPRN_PID2:
Liu Yudd9ebf1f2011-06-14 18:35:14 -0500[diff] [blame]224 if (spr_val != 0)
225 return EMULATE_FAIL;
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]226 vcpu_e500->pid[2] = spr_val;
227 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]228 case SPRN_MAS0:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]229 vcpu->arch.shared->mas0 = spr_val;
230 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]231 case SPRN_MAS1:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]232 vcpu->arch.shared->mas1 = spr_val;
233 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]234 case SPRN_MAS2:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]235 vcpu->arch.shared->mas2 = spr_val;
236 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]237 case SPRN_MAS3:
Scott Woodb5904972011-11-08 18:23:30 -0600[diff] [blame]238 vcpu->arch.shared->mas7_3 &= ~(u64)0xffffffff;
239 vcpu->arch.shared->mas7_3 |= spr_val;
Scott Wooddc83b8b2011-08-18 15:25:21 -0500[diff] [blame]240 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]241 case SPRN_MAS4:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]242 vcpu->arch.shared->mas4 = spr_val;
243 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]244 case SPRN_MAS6:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]245 vcpu->arch.shared->mas6 = spr_val;
246 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]247 case SPRN_MAS7:
Scott Woodb5904972011-11-08 18:23:30 -0600[diff] [blame]248 vcpu->arch.shared->mas7_3 &= (u64)0xffffffff;
249 vcpu->arch.shared->mas7_3 |= (u64)spr_val << 32;
Scott Wooddc83b8b2011-08-18 15:25:21 -0500[diff] [blame]250 break;
Scott Wood73196cd2011-12-20 15:34:47 +0000[diff] [blame]251#endif
Liu Yud86be072010-01-22 18:50:29 +0800[diff] [blame]252 case SPRN_L1CSR0:
253 vcpu_e500->l1csr0 = spr_val;
254 vcpu_e500->l1csr0 &= ~(L1CSR0_DCFI | L1CSR0_CLFC);
255 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]256 case SPRN_L1CSR1:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]257 vcpu_e500->l1csr1 = spr_val;
Alexander Graf07fec1c2014-04-17 12:53:13 +0200[diff] [blame]258 vcpu_e500->l1csr1 &= ~(L1CSR1_ICFI | L1CSR1_ICLFR);
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]259 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]260 case SPRN_HID0:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]261 vcpu_e500->hid0 = spr_val;
262 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]263 case SPRN_HID1:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]264 vcpu_e500->hid1 = spr_val;
265 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]266
Liu Yub0a18352009-02-17 16:52:08 +0800[diff] [blame]267 case SPRN_MMUCSR0:
268 emulated = kvmppc_e500_emul_mt_mmucsr0(vcpu_e500,
Alexander Graf8e5b26b2010-01-08 02:58:01 +0100[diff] [blame]269 spr_val);
Liu Yub0a18352009-02-17 16:52:08 +0800[diff] [blame]270 break;
271
Mihai Caramandebf27d2014-07-04 11:17:28 +0300[diff] [blame]272 case SPRN_PWRMGTCR0:
273 /*
274 * Guest relies on host power management configurations
275 * Treat the request as a general store
276 */
277 vcpu->arch.pwrmgtcr0 = spr_val;
278 break;
279
Hollis Blanchardbb3a8a12009-01-03 16:23:13 -0600[diff] [blame]280 /* extra exceptions */
Mihai Caraman95d80a22014-08-20 16:36:23 +0300[diff] [blame]281#ifdef CONFIG_SPE_POSSIBLE
Hollis Blanchardbb3a8a12009-01-03 16:23:13 -0600[diff] [blame]282 case SPRN_IVOR32:
Alexander Graf8e5b26b2010-01-08 02:58:01 +0100[diff] [blame]283 vcpu->arch.ivor[BOOKE_IRQPRIO_SPE_UNAVAIL] = spr_val;
Hollis Blanchardbb3a8a12009-01-03 16:23:13 -0600[diff] [blame]284 break;
285 case SPRN_IVOR33:
Alexander Graf8e5b26b2010-01-08 02:58:01 +0100[diff] [blame]286 vcpu->arch.ivor[BOOKE_IRQPRIO_SPE_FP_DATA] = spr_val;
Hollis Blanchardbb3a8a12009-01-03 16:23:13 -0600[diff] [blame]287 break;
288 case SPRN_IVOR34:
Alexander Graf8e5b26b2010-01-08 02:58:01 +0100[diff] [blame]289 vcpu->arch.ivor[BOOKE_IRQPRIO_SPE_FP_ROUND] = spr_val;
Hollis Blanchardbb3a8a12009-01-03 16:23:13 -0600[diff] [blame]290 break;
Mihai Caraman95d80a22014-08-20 16:36:23 +0300[diff] [blame]291#endif
292#ifdef CONFIG_ALTIVEC
293 case SPRN_IVOR32:
294 vcpu->arch.ivor[BOOKE_IRQPRIO_ALTIVEC_UNAVAIL] = spr_val;
295 break;
296 case SPRN_IVOR33:
297 vcpu->arch.ivor[BOOKE_IRQPRIO_ALTIVEC_ASSIST] = spr_val;
298 break;
299#endif
Hollis Blanchardbb3a8a12009-01-03 16:23:13 -0600[diff] [blame]300 case SPRN_IVOR35:
Alexander Graf8e5b26b2010-01-08 02:58:01 +0100[diff] [blame]301 vcpu->arch.ivor[BOOKE_IRQPRIO_PERFORMANCE_MONITOR] = spr_val;
Hollis Blanchardbb3a8a12009-01-03 16:23:13 -0600[diff] [blame]302 break;
Scott Wood73196cd2011-12-20 15:34:47 +0000[diff] [blame]303#ifdef CONFIG_KVM_BOOKE_HV
304 case SPRN_IVOR36:
305 vcpu->arch.ivor[BOOKE_IRQPRIO_DBELL] = spr_val;
306 break;
307 case SPRN_IVOR37:
308 vcpu->arch.ivor[BOOKE_IRQPRIO_DBELL_CRIT] = spr_val;
309 break;
310#endif
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]311 default:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]312 emulated = kvmppc_booke_emulate_mtspr(vcpu, sprn, spr_val);
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]313 }
314
315 return emulated;
316}
317
Aneesh Kumar K.V3a167bea2013-10-07 22:17:53 +0530[diff] [blame]318int kvmppc_core_emulate_mfspr_e500(struct kvm_vcpu *vcpu, int sprn, ulong *spr_val)
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]319{
320 struct kvmppc_vcpu_e500 *vcpu_e500 = to_e500(vcpu);
321 int emulated = EMULATE_DONE;
322
323 switch (sprn) {
Scott Wood73196cd2011-12-20 15:34:47 +0000[diff] [blame]324#ifndef CONFIG_KVM_BOOKE_HV
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]325 case SPRN_PID:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]326 *spr_val = vcpu_e500->pid[0];
327 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]328 case SPRN_PID1:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]329 *spr_val = vcpu_e500->pid[1];
330 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]331 case SPRN_PID2:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]332 *spr_val = vcpu_e500->pid[2];
333 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]334 case SPRN_MAS0:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]335 *spr_val = vcpu->arch.shared->mas0;
336 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]337 case SPRN_MAS1:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]338 *spr_val = vcpu->arch.shared->mas1;
339 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]340 case SPRN_MAS2:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]341 *spr_val = vcpu->arch.shared->mas2;
342 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]343 case SPRN_MAS3:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]344 *spr_val = (u32)vcpu->arch.shared->mas7_3;
Scott Woodb5904972011-11-08 18:23:30 -0600[diff] [blame]345 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]346 case SPRN_MAS4:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]347 *spr_val = vcpu->arch.shared->mas4;
348 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]349 case SPRN_MAS6:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]350 *spr_val = vcpu->arch.shared->mas6;
351 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]352 case SPRN_MAS7:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]353 *spr_val = vcpu->arch.shared->mas7_3 >> 32;
Scott Woodb5904972011-11-08 18:23:30 -0600[diff] [blame]354 break;
Scott Wood73196cd2011-12-20 15:34:47 +0000[diff] [blame]355#endif
Bharat Bhushan21bd0002012-05-20 23:21:23 +0000[diff] [blame]356 case SPRN_DECAR:
357 *spr_val = vcpu->arch.decar;
358 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]359 case SPRN_TLB0CFG:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]360 *spr_val = vcpu->arch.tlbcfg[0];
361 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]362 case SPRN_TLB1CFG:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]363 *spr_val = vcpu->arch.tlbcfg[1];
364 break;
Mihai Caraman307d9002013-04-11 00:03:10 +0000[diff] [blame]365 case SPRN_TLB0PS:
366 if (!has_feature(vcpu, VCPU_FTR_MMU_V2))
367 return EMULATE_FAIL;
368 *spr_val = vcpu->arch.tlbps[0];
369 break;
370 case SPRN_TLB1PS:
371 if (!has_feature(vcpu, VCPU_FTR_MMU_V2))
372 return EMULATE_FAIL;
373 *spr_val = vcpu->arch.tlbps[1];
374 break;
Liu Yud86be072010-01-22 18:50:29 +0800[diff] [blame]375 case SPRN_L1CSR0:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]376 *spr_val = vcpu_e500->l1csr0;
377 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]378 case SPRN_L1CSR1:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]379 *spr_val = vcpu_e500->l1csr1;
380 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]381 case SPRN_HID0:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]382 *spr_val = vcpu_e500->hid0;
383 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]384 case SPRN_HID1:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]385 *spr_val = vcpu_e500->hid1;
386 break;
Scott Wood90d34b02011-03-29 16:49:10 -0500[diff] [blame]387 case SPRN_SVR:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]388 *spr_val = vcpu_e500->svr;
389 break;
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]390
Liu Yub0a18352009-02-17 16:52:08 +0800[diff] [blame]391 case SPRN_MMUCSR0:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]392 *spr_val = 0;
393 break;
Liu Yub0a18352009-02-17 16:52:08 +0800[diff] [blame]394
Liu Yu06579dd2009-06-05 14:54:31 +0800[diff] [blame]395 case SPRN_MMUCFG:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]396 *spr_val = vcpu->arch.mmucfg;
397 break;
Mihai Caraman9a6061d2013-04-11 00:03:11 +0000[diff] [blame]398 case SPRN_EPTCFG:
399 if (!has_feature(vcpu, VCPU_FTR_MMU_V2))
400 return EMULATE_FAIL;
401 /*
402 * Legacy Linux guests access EPTCFG register even if the E.PT
403 * category is disabled in the VM. Give them a chance to live.
404 */
405 *spr_val = vcpu->arch.eptcfg;
406 break;
Liu Yu06579dd2009-06-05 14:54:31 +0800[diff] [blame]407
Mihai Caramandebf27d2014-07-04 11:17:28 +0300[diff] [blame]408 case SPRN_PWRMGTCR0:
409 *spr_val = vcpu->arch.pwrmgtcr0;
410 break;
411
Hollis Blanchardbb3a8a12009-01-03 16:23:13 -0600[diff] [blame]412 /* extra exceptions */
Mihai Caraman95d80a22014-08-20 16:36:23 +0300[diff] [blame]413#ifdef CONFIG_SPE_POSSIBLE
Hollis Blanchardbb3a8a12009-01-03 16:23:13 -0600[diff] [blame]414 case SPRN_IVOR32:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]415 *spr_val = vcpu->arch.ivor[BOOKE_IRQPRIO_SPE_UNAVAIL];
Hollis Blanchardbb3a8a12009-01-03 16:23:13 -0600[diff] [blame]416 break;
417 case SPRN_IVOR33:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]418 *spr_val = vcpu->arch.ivor[BOOKE_IRQPRIO_SPE_FP_DATA];
Hollis Blanchardbb3a8a12009-01-03 16:23:13 -0600[diff] [blame]419 break;
420 case SPRN_IVOR34:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]421 *spr_val = vcpu->arch.ivor[BOOKE_IRQPRIO_SPE_FP_ROUND];
Hollis Blanchardbb3a8a12009-01-03 16:23:13 -0600[diff] [blame]422 break;
Mihai Caraman95d80a22014-08-20 16:36:23 +0300[diff] [blame]423#endif
424#ifdef CONFIG_ALTIVEC
425 case SPRN_IVOR32:
426 *spr_val = vcpu->arch.ivor[BOOKE_IRQPRIO_ALTIVEC_UNAVAIL];
427 break;
428 case SPRN_IVOR33:
429 *spr_val = vcpu->arch.ivor[BOOKE_IRQPRIO_ALTIVEC_ASSIST];
430 break;
431#endif
Hollis Blanchardbb3a8a12009-01-03 16:23:13 -0600[diff] [blame]432 case SPRN_IVOR35:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]433 *spr_val = vcpu->arch.ivor[BOOKE_IRQPRIO_PERFORMANCE_MONITOR];
Hollis Blanchardbb3a8a12009-01-03 16:23:13 -0600[diff] [blame]434 break;
Scott Wood73196cd2011-12-20 15:34:47 +0000[diff] [blame]435#ifdef CONFIG_KVM_BOOKE_HV
436 case SPRN_IVOR36:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]437 *spr_val = vcpu->arch.ivor[BOOKE_IRQPRIO_DBELL];
Scott Wood73196cd2011-12-20 15:34:47 +0000[diff] [blame]438 break;
439 case SPRN_IVOR37:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]440 *spr_val = vcpu->arch.ivor[BOOKE_IRQPRIO_DBELL_CRIT];
Scott Wood73196cd2011-12-20 15:34:47 +0000[diff] [blame]441 break;
442#endif
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]443 default:
Alexander Graf54771e62012-05-04 14:55:12 +0200[diff] [blame]444 emulated = kvmppc_booke_emulate_mfspr(vcpu, sprn, spr_val);
Hollis Blanchardbc8080c2009-01-03 16:23:10 -0600[diff] [blame]445 }
446
447 return emulated;
448}
449