blob: c5603265fa58120ae74613bf4bf29666293acfd1 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * sata_qstor.c - Pacific Digital Corporation QStor SATA
3 *
4 * Maintained by: Mark Lord <mlord@pobox.com>
5 *
6 * Copyright 2005 Pacific Digital Corporation.
7 * (OSL/GPL code release authorized by Jalil Fadavi).
8 *
Linus Torvalds1da177e2005-04-16 15:20:36 -07009 *
Jeff Garzikaf36d7f2005-08-28 20:18:39 -040010 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License as published by
12 * the Free Software Foundation; either version 2, or (at your option)
13 * any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; see the file COPYING. If not, write to
22 * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
23 *
24 *
25 * libata documentation is available via 'make {ps|pdf}docs',
26 * as Documentation/DocBook/libata.*
Linus Torvalds1da177e2005-04-16 15:20:36 -070027 *
28 */
29
30#include <linux/kernel.h>
31#include <linux/module.h>
Tejun Heo5a0e3ad2010-03-24 17:04:11 +090032#include <linux/gfp.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070033#include <linux/pci.h>
34#include <linux/init.h>
35#include <linux/blkdev.h>
36#include <linux/delay.h>
37#include <linux/interrupt.h>
Jeff Garzika9524a72005-10-30 14:39:11 -050038#include <linux/device.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070039#include <scsi/scsi_host.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070040#include <linux/libata.h>
41
42#define DRV_NAME "sata_qstor"
Jeff Garzik2a3103c2007-08-31 04:54:06 -040043#define DRV_VERSION "0.09"
Linus Torvalds1da177e2005-04-16 15:20:36 -070044
45enum {
Tejun Heo0d5ff562007-02-01 15:06:36 +090046 QS_MMIO_BAR = 4,
47
Linus Torvalds1da177e2005-04-16 15:20:36 -070048 QS_PORTS = 4,
49 QS_MAX_PRD = LIBATA_MAX_PRD,
50 QS_CPB_ORDER = 6,
51 QS_CPB_BYTES = (1 << QS_CPB_ORDER),
52 QS_PRD_BYTES = QS_MAX_PRD * 16,
53 QS_PKT_BYTES = QS_CPB_BYTES + QS_PRD_BYTES,
54
Linus Torvalds1da177e2005-04-16 15:20:36 -070055 /* global register offsets */
56 QS_HCF_CNFG3 = 0x0003, /* host configuration offset */
57 QS_HID_HPHY = 0x0004, /* host physical interface info */
58 QS_HCT_CTRL = 0x00e4, /* global interrupt mask offset */
59 QS_HST_SFF = 0x0100, /* host status fifo offset */
60 QS_HVS_SERD3 = 0x0393, /* PHY enable offset */
61
62 /* global control bits */
63 QS_HPHY_64BIT = (1 << 1), /* 64-bit bus detected */
64 QS_CNFG3_GSRST = 0x01, /* global chip reset */
65 QS_SERD3_PHY_ENA = 0xf0, /* PHY detection ENAble*/
66
67 /* per-channel register offsets */
68 QS_CCF_CPBA = 0x0710, /* chan CPB base address */
69 QS_CCF_CSEP = 0x0718, /* chan CPB separation factor */
70 QS_CFC_HUFT = 0x0800, /* host upstream fifo threshold */
71 QS_CFC_HDFT = 0x0804, /* host downstream fifo threshold */
72 QS_CFC_DUFT = 0x0808, /* dev upstream fifo threshold */
73 QS_CFC_DDFT = 0x080c, /* dev downstream fifo threshold */
74 QS_CCT_CTR0 = 0x0900, /* chan control-0 offset */
75 QS_CCT_CTR1 = 0x0901, /* chan control-1 offset */
76 QS_CCT_CFF = 0x0a00, /* chan command fifo offset */
77
78 /* channel control bits */
79 QS_CTR0_REG = (1 << 1), /* register mode (vs. pkt mode) */
80 QS_CTR0_CLER = (1 << 2), /* clear channel errors */
81 QS_CTR1_RDEV = (1 << 1), /* sata phy/comms reset */
82 QS_CTR1_RCHN = (1 << 4), /* reset channel logic */
83 QS_CCF_RUN_PKT = 0x107, /* RUN a new dma PKT */
84
85 /* pkt sub-field headers */
86 QS_HCB_HDR = 0x01, /* Host Control Block header */
87 QS_DCB_HDR = 0x02, /* Device Control Block header */
88
89 /* pkt HCB flag bits */
90 QS_HF_DIRO = (1 << 0), /* data DIRection Out */
91 QS_HF_DAT = (1 << 3), /* DATa pkt */
92 QS_HF_IEN = (1 << 4), /* Interrupt ENable */
93 QS_HF_VLD = (1 << 5), /* VaLiD pkt */
94
95 /* pkt DCB flag bits */
96 QS_DF_PORD = (1 << 2), /* Pio OR Dma */
97 QS_DF_ELBA = (1 << 3), /* Extended LBA (lba48) */
98
99 /* PCI device IDs */
100 board_2068_idx = 0, /* QStor 4-port SATA/RAID */
101};
102
Al Viro0420dd12005-10-21 06:46:02 +0100103enum {
104 QS_DMA_BOUNDARY = ~0UL
105};
106
Mark Lord12ee7d32007-11-07 10:52:55 -0500107typedef enum { qs_state_mmio, qs_state_pkt } qs_state_t;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700108
109struct qs_port_priv {
110 u8 *pkt;
111 dma_addr_t pkt_dma;
112 qs_state_t state;
113};
114
Tejun Heo82ef04f2008-07-31 17:02:40 +0900115static int qs_scr_read(struct ata_link *link, unsigned int sc_reg, u32 *val);
116static int qs_scr_write(struct ata_link *link, unsigned int sc_reg, u32 val);
Jeff Garzik5796d1c2007-10-26 00:03:37 -0400117static int qs_ata_init_one(struct pci_dev *pdev, const struct pci_device_id *ent);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700118static int qs_port_start(struct ata_port *ap);
Jeff Garzikcca39742006-08-24 03:19:22 -0400119static void qs_host_stop(struct ata_host *host);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700120static void qs_qc_prep(struct ata_queued_cmd *qc);
Tejun Heo9a3d9eb2006-01-23 13:09:36 +0900121static unsigned int qs_qc_issue(struct ata_queued_cmd *qc);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700122static int qs_check_atapi_dma(struct ata_queued_cmd *qc);
Mark Lord6004bda12007-11-07 10:54:15 -0500123static void qs_freeze(struct ata_port *ap);
124static void qs_thaw(struct ata_port *ap);
Tejun Heoa1efdab2008-03-25 12:22:50 +0900125static int qs_prereset(struct ata_link *link, unsigned long deadline);
Mark Lord6004bda12007-11-07 10:54:15 -0500126static void qs_error_handler(struct ata_port *ap);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700127
Jeff Garzik193515d2005-11-07 00:59:37 -0500128static struct scsi_host_template qs_ata_sht = {
Tejun Heo68d1d072008-03-25 12:22:49 +0900129 ATA_BASE_SHT(DRV_NAME),
Linus Torvalds1da177e2005-04-16 15:20:36 -0700130 .sg_tablesize = QS_MAX_PRD,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700131 .dma_boundary = QS_DMA_BOUNDARY,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700132};
133
Tejun Heo029cfd62008-03-25 12:22:49 +0900134static struct ata_port_operations qs_ata_ops = {
135 .inherits = &ata_sff_port_ops,
136
Linus Torvalds1da177e2005-04-16 15:20:36 -0700137 .check_atapi_dma = qs_check_atapi_dma,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700138 .qc_prep = qs_qc_prep,
139 .qc_issue = qs_qc_issue,
Tejun Heo029cfd62008-03-25 12:22:49 +0900140
Mark Lord6004bda12007-11-07 10:54:15 -0500141 .freeze = qs_freeze,
142 .thaw = qs_thaw,
Tejun Heoa1efdab2008-03-25 12:22:50 +0900143 .prereset = qs_prereset,
144 .softreset = ATA_OP_NULL,
Mark Lord6004bda12007-11-07 10:54:15 -0500145 .error_handler = qs_error_handler,
Alan Coxc96f1732009-03-24 10:23:46 +0000146 .lost_interrupt = ATA_OP_NULL,
Tejun Heo029cfd62008-03-25 12:22:49 +0900147
Linus Torvalds1da177e2005-04-16 15:20:36 -0700148 .scr_read = qs_scr_read,
149 .scr_write = qs_scr_write,
Tejun Heo029cfd62008-03-25 12:22:49 +0900150
Linus Torvalds1da177e2005-04-16 15:20:36 -0700151 .port_start = qs_port_start,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700152 .host_stop = qs_host_stop,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700153};
154
Arjan van de Ven98ac62d2005-11-28 10:06:23 +0100155static const struct ata_port_info qs_port_info[] = {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700156 /* board_2068_idx */
157 {
Sergei Shtylyov9cbe0562011-02-04 22:05:48 +0300158 .flags = ATA_FLAG_SATA | ATA_FLAG_PIO_POLLING,
Erik Inge Bolsø14bdef92009-03-14 21:38:24 +0100159 .pio_mask = ATA_PIO4_ONLY,
Jeff Garzikbf6263a2007-07-09 12:16:50 -0400160 .udma_mask = ATA_UDMA6,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700161 .port_ops = &qs_ata_ops,
162 },
163};
164
Jeff Garzik3b7d6972005-11-10 11:04:11 -0500165static const struct pci_device_id qs_ata_pci_tbl[] = {
Jeff Garzik2d2744f2006-09-28 20:21:59 -0400166 { PCI_VDEVICE(PDC, 0x2068), board_2068_idx },
Linus Torvalds1da177e2005-04-16 15:20:36 -0700167
168 { } /* terminate list */
169};
170
171static struct pci_driver qs_ata_pci_driver = {
172 .name = DRV_NAME,
173 .id_table = qs_ata_pci_tbl,
174 .probe = qs_ata_init_one,
175 .remove = ata_pci_remove_one,
176};
177
Tejun Heo0d5ff562007-02-01 15:06:36 +0900178static void __iomem *qs_mmio_base(struct ata_host *host)
179{
180 return host->iomap[QS_MMIO_BAR];
181}
182
Linus Torvalds1da177e2005-04-16 15:20:36 -0700183static int qs_check_atapi_dma(struct ata_queued_cmd *qc)
184{
185 return 1; /* ATAPI DMA not supported */
186}
187
Linus Torvalds1da177e2005-04-16 15:20:36 -0700188static inline void qs_enter_reg_mode(struct ata_port *ap)
189{
Tejun Heo0d5ff562007-02-01 15:06:36 +0900190 u8 __iomem *chan = qs_mmio_base(ap->host) + (ap->port_no * 0x4000);
Mark Lord12ee7d32007-11-07 10:52:55 -0500191 struct qs_port_priv *pp = ap->private_data;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700192
Mark Lord12ee7d32007-11-07 10:52:55 -0500193 pp->state = qs_state_mmio;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700194 writeb(QS_CTR0_REG, chan + QS_CCT_CTR0);
195 readb(chan + QS_CCT_CTR0); /* flush */
196}
197
198static inline void qs_reset_channel_logic(struct ata_port *ap)
199{
Tejun Heo0d5ff562007-02-01 15:06:36 +0900200 u8 __iomem *chan = qs_mmio_base(ap->host) + (ap->port_no * 0x4000);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700201
202 writeb(QS_CTR1_RCHN, chan + QS_CCT_CTR1);
203 readb(chan + QS_CCT_CTR0); /* flush */
204 qs_enter_reg_mode(ap);
205}
206
Mark Lord6004bda12007-11-07 10:54:15 -0500207static void qs_freeze(struct ata_port *ap)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700208{
Mark Lord6004bda12007-11-07 10:54:15 -0500209 u8 __iomem *mmio_base = qs_mmio_base(ap->host);
210
211 writeb(0, mmio_base + QS_HCT_CTRL); /* disable host interrupts */
212 qs_enter_reg_mode(ap);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700213}
214
Mark Lord6004bda12007-11-07 10:54:15 -0500215static void qs_thaw(struct ata_port *ap)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700216{
Mark Lord6004bda12007-11-07 10:54:15 -0500217 u8 __iomem *mmio_base = qs_mmio_base(ap->host);
218
219 qs_enter_reg_mode(ap);
220 writeb(1, mmio_base + QS_HCT_CTRL); /* enable host interrupts */
221}
222
223static int qs_prereset(struct ata_link *link, unsigned long deadline)
224{
225 struct ata_port *ap = link->ap;
226
Linus Torvalds1da177e2005-04-16 15:20:36 -0700227 qs_reset_channel_logic(ap);
Tejun Heo9363c382008-04-07 22:47:16 +0900228 return ata_sff_prereset(link, deadline);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700229}
230
Tejun Heo82ef04f2008-07-31 17:02:40 +0900231static int qs_scr_read(struct ata_link *link, unsigned int sc_reg, u32 *val)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700232{
233 if (sc_reg > SCR_CONTROL)
Tejun Heoda3dbb12007-07-16 14:29:40 +0900234 return -EINVAL;
Tejun Heo82ef04f2008-07-31 17:02:40 +0900235 *val = readl(link->ap->ioaddr.scr_addr + (sc_reg * 8));
Tejun Heoda3dbb12007-07-16 14:29:40 +0900236 return 0;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700237}
238
Mark Lord6004bda12007-11-07 10:54:15 -0500239static void qs_error_handler(struct ata_port *ap)
240{
241 qs_enter_reg_mode(ap);
Tejun Heofe06e5f2010-05-10 21:41:39 +0200242 ata_sff_error_handler(ap);
Mark Lord6004bda12007-11-07 10:54:15 -0500243}
244
Tejun Heo82ef04f2008-07-31 17:02:40 +0900245static int qs_scr_write(struct ata_link *link, unsigned int sc_reg, u32 val)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700246{
247 if (sc_reg > SCR_CONTROL)
Tejun Heoda3dbb12007-07-16 14:29:40 +0900248 return -EINVAL;
Tejun Heo82ef04f2008-07-31 17:02:40 +0900249 writel(val, link->ap->ioaddr.scr_addr + (sc_reg * 8));
Tejun Heoda3dbb12007-07-16 14:29:40 +0900250 return 0;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700251}
252
Jeff Garzik828d09d2005-11-12 01:27:07 -0500253static unsigned int qs_fill_sg(struct ata_queued_cmd *qc)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700254{
Jeff Garzikcedc9a42005-10-05 07:13:30 -0400255 struct scatterlist *sg;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700256 struct ata_port *ap = qc->ap;
257 struct qs_port_priv *pp = ap->private_data;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700258 u8 *prd = pp->pkt + QS_CPB_BYTES;
Tejun Heoff2aeb12007-12-05 16:43:11 +0900259 unsigned int si;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700260
Tejun Heoff2aeb12007-12-05 16:43:11 +0900261 for_each_sg(qc->sg, sg, qc->n_elem, si) {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700262 u64 addr;
263 u32 len;
264
265 addr = sg_dma_address(sg);
266 *(__le64 *)prd = cpu_to_le64(addr);
267 prd += sizeof(u64);
268
269 len = sg_dma_len(sg);
270 *(__le32 *)prd = cpu_to_le32(len);
271 prd += sizeof(u64);
272
Tejun Heoff2aeb12007-12-05 16:43:11 +0900273 VPRINTK("PRD[%u] = (0x%llX, 0x%X)\n", si,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700274 (unsigned long long)addr, len);
275 }
Jeff Garzik828d09d2005-11-12 01:27:07 -0500276
Tejun Heoff2aeb12007-12-05 16:43:11 +0900277 return si;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700278}
279
280static void qs_qc_prep(struct ata_queued_cmd *qc)
281{
282 struct qs_port_priv *pp = qc->ap->private_data;
283 u8 dflags = QS_DF_PORD, *buf = pp->pkt;
284 u8 hflags = QS_HF_DAT | QS_HF_IEN | QS_HF_VLD;
285 u64 addr;
Jeff Garzik828d09d2005-11-12 01:27:07 -0500286 unsigned int nelem;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700287
288 VPRINTK("ENTER\n");
289
290 qs_enter_reg_mode(qc->ap);
Tejun Heof47451c2010-05-10 21:41:40 +0200291 if (qc->tf.protocol != ATA_PROT_DMA)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700292 return;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700293
Jeff Garzik828d09d2005-11-12 01:27:07 -0500294 nelem = qs_fill_sg(qc);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700295
296 if ((qc->tf.flags & ATA_TFLAG_WRITE))
297 hflags |= QS_HF_DIRO;
298 if ((qc->tf.flags & ATA_TFLAG_LBA48))
299 dflags |= QS_DF_ELBA;
300
301 /* host control block (HCB) */
302 buf[ 0] = QS_HCB_HDR;
303 buf[ 1] = hflags;
Tejun Heo726f0782007-01-03 17:30:39 +0900304 *(__le32 *)(&buf[ 4]) = cpu_to_le32(qc->nbytes);
Jeff Garzik828d09d2005-11-12 01:27:07 -0500305 *(__le32 *)(&buf[ 8]) = cpu_to_le32(nelem);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700306 addr = ((u64)pp->pkt_dma) + QS_CPB_BYTES;
307 *(__le64 *)(&buf[16]) = cpu_to_le64(addr);
308
309 /* device control block (DCB) */
310 buf[24] = QS_DCB_HDR;
311 buf[28] = dflags;
312
313 /* frame information structure (FIS) */
Tejun Heo99771262007-07-16 14:29:38 +0900314 ata_tf_to_fis(&qc->tf, 0, 1, &buf[32]);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700315}
316
317static inline void qs_packet_start(struct ata_queued_cmd *qc)
318{
319 struct ata_port *ap = qc->ap;
Tejun Heo0d5ff562007-02-01 15:06:36 +0900320 u8 __iomem *chan = qs_mmio_base(ap->host) + (ap->port_no * 0x4000);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700321
322 VPRINTK("ENTER, ap %p\n", ap);
323
324 writeb(QS_CTR0_CLER, chan + QS_CCT_CTR0);
325 wmb(); /* flush PRDs and pkt to memory */
326 writel(QS_CCF_RUN_PKT, chan + QS_CCT_CFF);
327 readl(chan + QS_CCT_CFF); /* flush */
328}
329
Tejun Heo9a3d9eb2006-01-23 13:09:36 +0900330static unsigned int qs_qc_issue(struct ata_queued_cmd *qc)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700331{
332 struct qs_port_priv *pp = qc->ap->private_data;
333
334 switch (qc->tf.protocol) {
335 case ATA_PROT_DMA:
Linus Torvalds1da177e2005-04-16 15:20:36 -0700336 pp->state = qs_state_pkt;
337 qs_packet_start(qc);
338 return 0;
339
Tejun Heo0dc36882007-12-18 16:34:43 -0500340 case ATAPI_PROT_DMA:
Linus Torvalds1da177e2005-04-16 15:20:36 -0700341 BUG();
342 break;
343
344 default:
345 break;
346 }
347
348 pp->state = qs_state_mmio;
Tejun Heo9363c382008-04-07 22:47:16 +0900349 return ata_sff_qc_issue(qc);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700350}
351
Mark Lord6004bda12007-11-07 10:54:15 -0500352static void qs_do_or_die(struct ata_queued_cmd *qc, u8 status)
353{
354 qc->err_mask |= ac_err_mask(status);
355
356 if (!qc->err_mask) {
357 ata_qc_complete(qc);
358 } else {
359 struct ata_port *ap = qc->ap;
360 struct ata_eh_info *ehi = &ap->link.eh_info;
361
362 ata_ehi_clear_desc(ehi);
363 ata_ehi_push_desc(ehi, "status 0x%02X", status);
364
365 if (qc->err_mask == AC_ERR_DEV)
366 ata_port_abort(ap);
367 else
368 ata_port_freeze(ap);
369 }
370}
371
Jeff Garzikcca39742006-08-24 03:19:22 -0400372static inline unsigned int qs_intr_pkt(struct ata_host *host)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700373{
374 unsigned int handled = 0;
375 u8 sFFE;
Tejun Heo0d5ff562007-02-01 15:06:36 +0900376 u8 __iomem *mmio_base = qs_mmio_base(host);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700377
378 do {
379 u32 sff0 = readl(mmio_base + QS_HST_SFF);
380 u32 sff1 = readl(mmio_base + QS_HST_SFF + 4);
381 u8 sEVLD = (sff1 >> 30) & 0x01; /* valid flag */
382 sFFE = sff1 >> 31; /* empty flag */
383
384 if (sEVLD) {
385 u8 sDST = sff0 >> 16; /* dev status */
386 u8 sHST = sff1 & 0x3f; /* host status */
387 unsigned int port_no = (sff1 >> 8) & 0x03;
Jeff Garzikcca39742006-08-24 03:19:22 -0400388 struct ata_port *ap = host->ports[port_no];
Tejun Heo3e4ec342010-05-10 21:41:30 +0200389 struct qs_port_priv *pp = ap->private_data;
390 struct ata_queued_cmd *qc;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700391
392 DPRINTK("SFF=%08x%08x: sCHAN=%u sHST=%d sDST=%02x\n",
393 sff1, sff0, port_no, sHST, sDST);
394 handled = 1;
Tejun Heo3e4ec342010-05-10 21:41:30 +0200395 if (!pp || pp->state != qs_state_pkt)
396 continue;
397 qc = ata_qc_from_tag(ap, ap->link.active_tag);
398 if (qc && (!(qc->tf.flags & ATA_TFLAG_POLLING))) {
399 switch (sHST) {
400 case 0: /* successful CPB */
401 case 3: /* device error */
402 qs_enter_reg_mode(qc->ap);
403 qs_do_or_die(qc, sDST);
404 break;
405 default:
406 break;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700407 }
408 }
409 }
410 } while (!sFFE);
411 return handled;
412}
413
Jeff Garzikcca39742006-08-24 03:19:22 -0400414static inline unsigned int qs_intr_mmio(struct ata_host *host)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700415{
416 unsigned int handled = 0, port_no;
417
Jeff Garzikcca39742006-08-24 03:19:22 -0400418 for (port_no = 0; port_no < host->n_ports; ++port_no) {
Tejun Heo3e4ec342010-05-10 21:41:30 +0200419 struct ata_port *ap = host->ports[port_no];
420 struct qs_port_priv *pp = ap->private_data;
421 struct ata_queued_cmd *qc;
422
423 qc = ata_qc_from_tag(ap, ap->link.active_tag);
424 if (!qc) {
425 /*
426 * The qstor hardware generates spurious
427 * interrupts from time to time when switching
428 * in and out of packet mode. There's no
429 * obvious way to know if we're here now due
430 * to that, so just ack the irq and pretend we
431 * knew it was ours.. (ugh). This does not
432 * affect packet mode.
433 */
434 ata_sff_check_status(ap);
435 handled = 1;
436 continue;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700437 }
Tejun Heo3e4ec342010-05-10 21:41:30 +0200438
439 if (!pp || pp->state != qs_state_mmio)
440 continue;
441 if (!(qc->tf.flags & ATA_TFLAG_POLLING))
Tejun Heoc3b28892010-05-19 22:10:21 +0200442 handled |= ata_sff_port_intr(ap, qc);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700443 }
444 return handled;
445}
446
David Howells7d12e782006-10-05 14:55:46 +0100447static irqreturn_t qs_intr(int irq, void *dev_instance)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700448{
Jeff Garzikcca39742006-08-24 03:19:22 -0400449 struct ata_host *host = dev_instance;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700450 unsigned int handled = 0;
Mark Lord904c7ba2007-11-07 10:53:41 -0500451 unsigned long flags;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700452
453 VPRINTK("ENTER\n");
454
Mark Lord904c7ba2007-11-07 10:53:41 -0500455 spin_lock_irqsave(&host->lock, flags);
Jeff Garzikcca39742006-08-24 03:19:22 -0400456 handled = qs_intr_pkt(host) | qs_intr_mmio(host);
Mark Lord904c7ba2007-11-07 10:53:41 -0500457 spin_unlock_irqrestore(&host->lock, flags);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700458
459 VPRINTK("EXIT\n");
460
461 return IRQ_RETVAL(handled);
462}
463
Tejun Heo0d5ff562007-02-01 15:06:36 +0900464static void qs_ata_setup_port(struct ata_ioports *port, void __iomem *base)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700465{
466 port->cmd_addr =
467 port->data_addr = base + 0x400;
468 port->error_addr =
469 port->feature_addr = base + 0x408; /* hob_feature = 0x409 */
470 port->nsect_addr = base + 0x410; /* hob_nsect = 0x411 */
471 port->lbal_addr = base + 0x418; /* hob_lbal = 0x419 */
472 port->lbam_addr = base + 0x420; /* hob_lbam = 0x421 */
473 port->lbah_addr = base + 0x428; /* hob_lbah = 0x429 */
474 port->device_addr = base + 0x430;
475 port->status_addr =
476 port->command_addr = base + 0x438;
477 port->altstatus_addr =
478 port->ctl_addr = base + 0x440;
479 port->scr_addr = base + 0xc00;
480}
481
482static int qs_port_start(struct ata_port *ap)
483{
Jeff Garzikcca39742006-08-24 03:19:22 -0400484 struct device *dev = ap->host->dev;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700485 struct qs_port_priv *pp;
Tejun Heo0d5ff562007-02-01 15:06:36 +0900486 void __iomem *mmio_base = qs_mmio_base(ap->host);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700487 void __iomem *chan = mmio_base + (ap->port_no * 0x4000);
488 u64 addr;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700489
Tejun Heo24dc5f32007-01-20 16:00:28 +0900490 pp = devm_kzalloc(dev, sizeof(*pp), GFP_KERNEL);
491 if (!pp)
492 return -ENOMEM;
493 pp->pkt = dmam_alloc_coherent(dev, QS_PKT_BYTES, &pp->pkt_dma,
494 GFP_KERNEL);
495 if (!pp->pkt)
496 return -ENOMEM;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700497 memset(pp->pkt, 0, QS_PKT_BYTES);
498 ap->private_data = pp;
499
Mark Lord12ee7d32007-11-07 10:52:55 -0500500 qs_enter_reg_mode(ap);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700501 addr = (u64)pp->pkt_dma;
502 writel((u32) addr, chan + QS_CCF_CPBA);
503 writel((u32)(addr >> 32), chan + QS_CCF_CPBA + 4);
504 return 0;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700505}
506
Jeff Garzikcca39742006-08-24 03:19:22 -0400507static void qs_host_stop(struct ata_host *host)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700508{
Tejun Heo0d5ff562007-02-01 15:06:36 +0900509 void __iomem *mmio_base = qs_mmio_base(host);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700510
511 writeb(0, mmio_base + QS_HCT_CTRL); /* disable host interrupts */
512 writeb(QS_CNFG3_GSRST, mmio_base + QS_HCF_CNFG3); /* global reset */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700513}
514
Tejun Heo4447d352007-04-17 23:44:08 +0900515static void qs_host_init(struct ata_host *host, unsigned int chip_id)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700516{
Tejun Heo4447d352007-04-17 23:44:08 +0900517 void __iomem *mmio_base = host->iomap[QS_MMIO_BAR];
Linus Torvalds1da177e2005-04-16 15:20:36 -0700518 unsigned int port_no;
519
520 writeb(0, mmio_base + QS_HCT_CTRL); /* disable host interrupts */
521 writeb(QS_CNFG3_GSRST, mmio_base + QS_HCF_CNFG3); /* global reset */
522
523 /* reset each channel in turn */
Tejun Heo4447d352007-04-17 23:44:08 +0900524 for (port_no = 0; port_no < host->n_ports; ++port_no) {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700525 u8 __iomem *chan = mmio_base + (port_no * 0x4000);
526 writeb(QS_CTR1_RDEV|QS_CTR1_RCHN, chan + QS_CCT_CTR1);
527 writeb(QS_CTR0_REG, chan + QS_CCT_CTR0);
528 readb(chan + QS_CCT_CTR0); /* flush */
529 }
530 writeb(QS_SERD3_PHY_ENA, mmio_base + QS_HVS_SERD3); /* enable phy */
531
Tejun Heo4447d352007-04-17 23:44:08 +0900532 for (port_no = 0; port_no < host->n_ports; ++port_no) {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700533 u8 __iomem *chan = mmio_base + (port_no * 0x4000);
534 /* set FIFO depths to same settings as Windows driver */
535 writew(32, chan + QS_CFC_HUFT);
536 writew(32, chan + QS_CFC_HDFT);
537 writew(10, chan + QS_CFC_DUFT);
538 writew( 8, chan + QS_CFC_DDFT);
539 /* set CPB size in bytes, as a power of two */
540 writeb(QS_CPB_ORDER, chan + QS_CCF_CSEP);
541 }
542 writeb(1, mmio_base + QS_HCT_CTRL); /* enable host interrupts */
543}
544
545/*
546 * The QStor understands 64-bit buses, and uses 64-bit fields
547 * for DMA pointers regardless of bus width. We just have to
548 * make sure our DMA masks are set appropriately for whatever
549 * bridge lies between us and the QStor, and then the DMA mapping
550 * code will ensure we only ever "see" appropriate buffer addresses.
551 * If we're 32-bit limited somewhere, then our 64-bit fields will
552 * just end up with zeros in the upper 32-bits, without any special
553 * logic required outside of this routine (below).
554 */
555static int qs_set_dma_masks(struct pci_dev *pdev, void __iomem *mmio_base)
556{
557 u32 bus_info = readl(mmio_base + QS_HID_HPHY);
558 int rc, have_64bit_bus = (bus_info & QS_HPHY_64BIT);
559
560 if (have_64bit_bus &&
Yang Hongyang6a355282009-04-06 19:01:13 -0700561 !pci_set_dma_mask(pdev, DMA_BIT_MASK(64))) {
562 rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64));
Linus Torvalds1da177e2005-04-16 15:20:36 -0700563 if (rc) {
Yang Hongyang284901a2009-04-06 19:01:15 -0700564 rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
Linus Torvalds1da177e2005-04-16 15:20:36 -0700565 if (rc) {
Jeff Garzika9524a72005-10-30 14:39:11 -0500566 dev_printk(KERN_ERR, &pdev->dev,
567 "64-bit DMA enable failed\n");
Linus Torvalds1da177e2005-04-16 15:20:36 -0700568 return rc;
569 }
570 }
571 } else {
Yang Hongyang284901a2009-04-06 19:01:15 -0700572 rc = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
Linus Torvalds1da177e2005-04-16 15:20:36 -0700573 if (rc) {
Jeff Garzika9524a72005-10-30 14:39:11 -0500574 dev_printk(KERN_ERR, &pdev->dev,
575 "32-bit DMA enable failed\n");
Linus Torvalds1da177e2005-04-16 15:20:36 -0700576 return rc;
577 }
Yang Hongyang284901a2009-04-06 19:01:15 -0700578 rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
Linus Torvalds1da177e2005-04-16 15:20:36 -0700579 if (rc) {
Jeff Garzika9524a72005-10-30 14:39:11 -0500580 dev_printk(KERN_ERR, &pdev->dev,
581 "32-bit consistent DMA enable failed\n");
Linus Torvalds1da177e2005-04-16 15:20:36 -0700582 return rc;
583 }
584 }
585 return 0;
586}
587
588static int qs_ata_init_one(struct pci_dev *pdev,
589 const struct pci_device_id *ent)
590{
591 static int printed_version;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700592 unsigned int board_idx = (unsigned int) ent->driver_data;
Tejun Heo4447d352007-04-17 23:44:08 +0900593 const struct ata_port_info *ppi[] = { &qs_port_info[board_idx], NULL };
594 struct ata_host *host;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700595 int rc, port_no;
596
597 if (!printed_version++)
Jeff Garzika9524a72005-10-30 14:39:11 -0500598 dev_printk(KERN_DEBUG, &pdev->dev, "version " DRV_VERSION "\n");
Linus Torvalds1da177e2005-04-16 15:20:36 -0700599
Tejun Heo4447d352007-04-17 23:44:08 +0900600 /* alloc host */
601 host = ata_host_alloc_pinfo(&pdev->dev, ppi, QS_PORTS);
602 if (!host)
603 return -ENOMEM;
604
605 /* acquire resources and fill host */
Tejun Heo24dc5f32007-01-20 16:00:28 +0900606 rc = pcim_enable_device(pdev);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700607 if (rc)
608 return rc;
609
Tejun Heo0d5ff562007-02-01 15:06:36 +0900610 if ((pci_resource_flags(pdev, QS_MMIO_BAR) & IORESOURCE_MEM) == 0)
Tejun Heo24dc5f32007-01-20 16:00:28 +0900611 return -ENODEV;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700612
Tejun Heo0d5ff562007-02-01 15:06:36 +0900613 rc = pcim_iomap_regions(pdev, 1 << QS_MMIO_BAR, DRV_NAME);
614 if (rc)
615 return rc;
Tejun Heo4447d352007-04-17 23:44:08 +0900616 host->iomap = pcim_iomap_table(pdev);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700617
Tejun Heo4447d352007-04-17 23:44:08 +0900618 rc = qs_set_dma_masks(pdev, host->iomap[QS_MMIO_BAR]);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700619 if (rc)
Tejun Heo24dc5f32007-01-20 16:00:28 +0900620 return rc;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700621
Tejun Heo4447d352007-04-17 23:44:08 +0900622 for (port_no = 0; port_no < host->n_ports; ++port_no) {
Tejun Heocbcdd872007-08-18 13:14:55 +0900623 struct ata_port *ap = host->ports[port_no];
624 unsigned int offset = port_no * 0x4000;
625 void __iomem *chan = host->iomap[QS_MMIO_BAR] + offset;
626
627 qs_ata_setup_port(&ap->ioaddr, chan);
628
629 ata_port_pbar_desc(ap, QS_MMIO_BAR, -1, "mmio");
630 ata_port_pbar_desc(ap, QS_MMIO_BAR, offset, "port");
Linus Torvalds1da177e2005-04-16 15:20:36 -0700631 }
632
Linus Torvalds1da177e2005-04-16 15:20:36 -0700633 /* initialize adapter */
Tejun Heo4447d352007-04-17 23:44:08 +0900634 qs_host_init(host, board_idx);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700635
Tejun Heo4447d352007-04-17 23:44:08 +0900636 pci_set_master(pdev);
637 return ata_host_activate(host, pdev->irq, qs_intr, IRQF_SHARED,
638 &qs_ata_sht);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700639}
640
641static int __init qs_ata_init(void)
642{
Pavel Roskinb7887192006-08-10 18:13:18 +0900643 return pci_register_driver(&qs_ata_pci_driver);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700644}
645
646static void __exit qs_ata_exit(void)
647{
648 pci_unregister_driver(&qs_ata_pci_driver);
649}
650
651MODULE_AUTHOR("Mark Lord");
652MODULE_DESCRIPTION("Pacific Digital Corporation QStor SATA low-level driver");
653MODULE_LICENSE("GPL");
654MODULE_DEVICE_TABLE(pci, qs_ata_pci_tbl);
655MODULE_VERSION(DRV_VERSION);
656
657module_init(qs_ata_init);
658module_exit(qs_ata_exit);