blob: aa68911f6560a21449d19c283d0c0388016c5429 [file] [log] [blame]
Josh Boyer142b58e2007-08-20 07:29:55 -05001/*
2 * Device Tree Source for AMCC Bamboo
3 *
4 * Copyright (c) 2006, 2007 IBM Corp.
5 * Josh Boyer <jwboyer@linux.vnet.ibm.com>
6 *
7 * FIXME: Draft only!
8 *
9 * This file is licensed under the terms of the GNU General Public
10 * License version 2. This program is licensed "as is" without
11 * any warranty of any kind, whether express or implied.
12 */
13
David Gibson71f34972008-05-15 16:46:39 +100014/dts-v1/;
15
Josh Boyer142b58e2007-08-20 07:29:55 -050016/ {
17 #address-cells = <2>;
18 #size-cells = <1>;
19 model = "amcc,bamboo";
20 compatible = "amcc,bamboo";
David Gibson71f34972008-05-15 16:46:39 +100021 dcr-parent = <&{/cpus/cpu@0}>;
Josh Boyer142b58e2007-08-20 07:29:55 -050022
Stefan Roese8aaed982007-12-15 18:55:16 +110023 aliases {
24 ethernet0 = &EMAC0;
25 ethernet1 = &EMAC1;
26 serial0 = &UART0;
27 serial1 = &UART1;
28 serial2 = &UART2;
29 serial3 = &UART3;
30 };
31
Josh Boyer142b58e2007-08-20 07:29:55 -050032 cpus {
33 #address-cells = <1>;
34 #size-cells = <0>;
35
Josh Boyer72fda112007-12-06 13:20:05 -060036 cpu@0 {
Josh Boyer142b58e2007-08-20 07:29:55 -050037 device_type = "cpu";
Josh Boyer72fda112007-12-06 13:20:05 -060038 model = "PowerPC,440EP";
David Gibson71f34972008-05-15 16:46:39 +100039 reg = <0x00000000>;
Josh Boyer142b58e2007-08-20 07:29:55 -050040 clock-frequency = <0>; /* Filled in by zImage */
41 timebase-frequency = <0>; /* Filled in by zImage */
David Gibson71f34972008-05-15 16:46:39 +100042 i-cache-line-size = <32>;
43 d-cache-line-size = <32>;
44 i-cache-size = <32768>;
45 d-cache-size = <32768>;
Josh Boyer142b58e2007-08-20 07:29:55 -050046 dcr-controller;
47 dcr-access-method = "native";
48 };
49 };
50
51 memory {
52 device_type = "memory";
David Gibson71f34972008-05-15 16:46:39 +100053 reg = <0x00000000 0x00000000 0x00000000>; /* Filled in by zImage */
Josh Boyer142b58e2007-08-20 07:29:55 -050054 };
55
56 UIC0: interrupt-controller0 {
57 compatible = "ibm,uic-440ep","ibm,uic";
58 interrupt-controller;
59 cell-index = <0>;
David Gibson71f34972008-05-15 16:46:39 +100060 dcr-reg = <0x0c0 0x009>;
Josh Boyer142b58e2007-08-20 07:29:55 -050061 #address-cells = <0>;
62 #size-cells = <0>;
63 #interrupt-cells = <2>;
64 };
65
66 UIC1: interrupt-controller1 {
67 compatible = "ibm,uic-440ep","ibm,uic";
68 interrupt-controller;
69 cell-index = <1>;
David Gibson71f34972008-05-15 16:46:39 +100070 dcr-reg = <0x0d0 0x009>;
Josh Boyer142b58e2007-08-20 07:29:55 -050071 #address-cells = <0>;
72 #size-cells = <0>;
73 #interrupt-cells = <2>;
David Gibson71f34972008-05-15 16:46:39 +100074 interrupts = <0x1e 0x4 0x1f 0x4>; /* cascade */
Josh Boyer142b58e2007-08-20 07:29:55 -050075 interrupt-parent = <&UIC0>;
76 };
77
78 SDR0: sdr {
79 compatible = "ibm,sdr-440ep";
David Gibson71f34972008-05-15 16:46:39 +100080 dcr-reg = <0x00e 0x002>;
Josh Boyer142b58e2007-08-20 07:29:55 -050081 };
82
83 CPR0: cpr {
84 compatible = "ibm,cpr-440ep";
David Gibson71f34972008-05-15 16:46:39 +100085 dcr-reg = <0x00c 0x002>;
Josh Boyer142b58e2007-08-20 07:29:55 -050086 };
87
88 plb {
89 compatible = "ibm,plb-440ep", "ibm,plb-440gp", "ibm,plb4";
90 #address-cells = <2>;
91 #size-cells = <1>;
92 ranges;
93 clock-frequency = <0>; /* Filled in by zImage */
94
95 SDRAM0: sdram {
96 compatible = "ibm,sdram-440ep", "ibm,sdram-405gp";
David Gibson71f34972008-05-15 16:46:39 +100097 dcr-reg = <0x010 0x002>;
Josh Boyer142b58e2007-08-20 07:29:55 -050098 };
99
100 DMA0: dma {
101 compatible = "ibm,dma-440ep", "ibm,dma-440gp";
David Gibson71f34972008-05-15 16:46:39 +1000102 dcr-reg = <0x100 0x027>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500103 };
104
105 MAL0: mcmal {
106 compatible = "ibm,mcmal-440ep", "ibm,mcmal-440gp", "ibm,mcmal";
David Gibson71f34972008-05-15 16:46:39 +1000107 dcr-reg = <0x180 0x062>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500108 num-tx-chans = <4>;
Valentine Barshake52f5672007-09-19 03:27:52 +1000109 num-rx-chans = <2>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500110 interrupt-parent = <&MAL0>;
David Gibson71f34972008-05-15 16:46:39 +1000111 interrupts = <0x0 0x1 0x2 0x3 0x4>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500112 #interrupt-cells = <1>;
Josh Boyer73925372007-10-20 00:53:12 +1000113 #address-cells = <0>;
114 #size-cells = <0>;
David Gibson71f34972008-05-15 16:46:39 +1000115 interrupt-map = </*TXEOB*/ 0x0 &UIC0 0xa 0x4
116 /*RXEOB*/ 0x1 &UIC0 0xb 0x4
117 /*SERR*/ 0x2 &UIC1 0x0 0x4
118 /*TXDE*/ 0x3 &UIC1 0x1 0x4
119 /*RXDE*/ 0x4 &UIC1 0x2 0x4>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500120 };
121
122 POB0: opb {
123 compatible = "ibm,opb-440ep", "ibm,opb-440gp", "ibm,opb";
124 #address-cells = <1>;
125 #size-cells = <1>;
126 /* Bamboo is oddball in the 44x world and doesn't use the ERPN
127 * bits.
128 */
David Gibson71f34972008-05-15 16:46:39 +1000129 ranges = <0x00000000 0x00000000 0x00000000 0x80000000
130 0x80000000 0x00000000 0x80000000 0x80000000>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500131 interrupt-parent = <&UIC1>;
David Gibson71f34972008-05-15 16:46:39 +1000132 interrupts = <0x7 0x4>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500133 clock-frequency = <0>; /* Filled in by zImage */
134
135 EBC0: ebc {
136 compatible = "ibm,ebc-440ep", "ibm,ebc-440gp", "ibm,ebc";
David Gibson71f34972008-05-15 16:46:39 +1000137 dcr-reg = <0x012 0x002>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500138 #address-cells = <2>;
139 #size-cells = <1>;
140 clock-frequency = <0>; /* Filled in by zImage */
David Gibson71f34972008-05-15 16:46:39 +1000141 interrupts = <0x5 0x1>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500142 interrupt-parent = <&UIC1>;
143 };
144
145 UART0: serial@ef600300 {
146 device_type = "serial";
147 compatible = "ns16550";
David Gibson71f34972008-05-15 16:46:39 +1000148 reg = <0xef600300 0x00000008>;
149 virtual-reg = <0xef600300>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500150 clock-frequency = <0>; /* Filled in by zImage */
David Gibson71f34972008-05-15 16:46:39 +1000151 current-speed = <115200>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500152 interrupt-parent = <&UIC0>;
David Gibson71f34972008-05-15 16:46:39 +1000153 interrupts = <0x0 0x4>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500154 };
155
156 UART1: serial@ef600400 {
157 device_type = "serial";
158 compatible = "ns16550";
David Gibson71f34972008-05-15 16:46:39 +1000159 reg = <0xef600400 0x00000008>;
160 virtual-reg = <0xef600400>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500161 clock-frequency = <0>;
162 current-speed = <0>;
163 interrupt-parent = <&UIC0>;
David Gibson71f34972008-05-15 16:46:39 +1000164 interrupts = <0x1 0x4>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500165 };
166
167 UART2: serial@ef600500 {
168 device_type = "serial";
169 compatible = "ns16550";
David Gibson71f34972008-05-15 16:46:39 +1000170 reg = <0xef600500 0x00000008>;
171 virtual-reg = <0xef600500>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500172 clock-frequency = <0>;
173 current-speed = <0>;
174 interrupt-parent = <&UIC0>;
David Gibson71f34972008-05-15 16:46:39 +1000175 interrupts = <0x3 0x4>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500176 };
177
178 UART3: serial@ef600600 {
179 device_type = "serial";
180 compatible = "ns16550";
David Gibson71f34972008-05-15 16:46:39 +1000181 reg = <0xef600600 0x00000008>;
182 virtual-reg = <0xef600600>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500183 clock-frequency = <0>;
184 current-speed = <0>;
185 interrupt-parent = <&UIC0>;
David Gibson71f34972008-05-15 16:46:39 +1000186 interrupts = <0x4 0x4>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500187 };
188
189 IIC0: i2c@ef600700 {
Josh Boyer142b58e2007-08-20 07:29:55 -0500190 compatible = "ibm,iic-440ep", "ibm,iic-440gp", "ibm,iic";
David Gibson71f34972008-05-15 16:46:39 +1000191 reg = <0xef600700 0x00000014>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500192 interrupt-parent = <&UIC0>;
David Gibson71f34972008-05-15 16:46:39 +1000193 interrupts = <0x2 0x4>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500194 };
195
196 IIC1: i2c@ef600800 {
Josh Boyer142b58e2007-08-20 07:29:55 -0500197 compatible = "ibm,iic-440ep", "ibm,iic-440gp", "ibm,iic";
David Gibson71f34972008-05-15 16:46:39 +1000198 reg = <0xef600800 0x00000014>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500199 interrupt-parent = <&UIC0>;
David Gibson71f34972008-05-15 16:46:39 +1000200 interrupts = <0x7 0x4>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500201 };
202
203 ZMII0: emac-zmii@ef600d00 {
Josh Boyer142b58e2007-08-20 07:29:55 -0500204 compatible = "ibm,zmii-440ep", "ibm,zmii-440gp", "ibm,zmii";
David Gibson71f34972008-05-15 16:46:39 +1000205 reg = <0xef600d00 0x0000000c>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500206 };
207
208 EMAC0: ethernet@ef600e00 {
209 device_type = "network";
210 compatible = "ibm,emac-440ep", "ibm,emac-440gp", "ibm,emac";
211 interrupt-parent = <&UIC1>;
David Gibson71f34972008-05-15 16:46:39 +1000212 interrupts = <0x1c 0x4 0x1d 0x4>;
213 reg = <0xef600e00 0x00000070>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500214 local-mac-address = [000000000000];
215 mal-device = <&MAL0>;
216 mal-tx-channel = <0 1>;
217 mal-rx-channel = <0>;
218 cell-index = <0>;
David Gibson71f34972008-05-15 16:46:39 +1000219 max-frame-size = <1500>;
220 rx-fifo-size = <4096>;
221 tx-fifo-size = <2048>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500222 phy-mode = "rmii";
David Gibson71f34972008-05-15 16:46:39 +1000223 phy-map = <0x00000000>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500224 zmii-device = <&ZMII0>;
225 zmii-channel = <0>;
226 };
227
228 EMAC1: ethernet@ef600f00 {
229 device_type = "network";
230 compatible = "ibm,emac-440ep", "ibm,emac-440gp", "ibm,emac";
231 interrupt-parent = <&UIC1>;
David Gibson71f34972008-05-15 16:46:39 +1000232 interrupts = <0x1e 0x4 0x1f 0x4>;
233 reg = <0xef600f00 0x00000070>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500234 local-mac-address = [000000000000];
235 mal-device = <&MAL0>;
236 mal-tx-channel = <2 3>;
237 mal-rx-channel = <1>;
238 cell-index = <1>;
David Gibson71f34972008-05-15 16:46:39 +1000239 max-frame-size = <1500>;
240 rx-fifo-size = <4096>;
241 tx-fifo-size = <2048>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500242 phy-mode = "rmii";
David Gibson71f34972008-05-15 16:46:39 +1000243 phy-map = <0x00000000>;
Josh Boyer142b58e2007-08-20 07:29:55 -0500244 zmii-device = <&ZMII0>;
245 zmii-channel = <1>;
246 };
Benjamin Herrenschmidt007b6aa2007-12-21 15:39:30 +1100247
248 usb@ef601000 {
249 compatible = "ohci-be";
David Gibson71f34972008-05-15 16:46:39 +1000250 reg = <0xef601000 0x00000080>;
251 interrupts = <0x8 0x1 0x9 0x1>;
Benjamin Herrenschmidt007b6aa2007-12-21 15:39:30 +1100252 interrupt-parent = < &UIC1 >;
253 };
Josh Boyer142b58e2007-08-20 07:29:55 -0500254 };
Benjamin Herrenschmidtc3fc2de2007-12-21 15:39:29 +1100255
256 PCI0: pci@ec000000 {
257 device_type = "pci";
258 #interrupt-cells = <1>;
259 #size-cells = <2>;
260 #address-cells = <3>;
261 compatible = "ibm,plb440ep-pci", "ibm,plb-pci";
262 primary;
David Gibson71f34972008-05-15 16:46:39 +1000263 reg = <0x00000000 0xeec00000 0x00000008 /* Config space access */
264 0x00000000 0xeed00000 0x00000004 /* IACK */
265 0x00000000 0xeed00000 0x00000004 /* Special cycle */
266 0x00000000 0xef400000 0x00000040>; /* Internal registers */
Benjamin Herrenschmidtc3fc2de2007-12-21 15:39:29 +1100267
268 /* Outbound ranges, one memory and one IO,
269 * later cannot be changed. Chip supports a second
270 * IO range but we don't use it for now
271 */
Benjamin Herrenschmidt84d727a2008-10-09 16:58:19 +0000272 ranges = <0x02000000 0x00000000 0xa0000000 0x00000000 0xa0000000 0x00000000 0x40000000
273 0x02000000 0x00000000 0x00000000 0x00000000 0xe0000000 0x00000000 0x00100000
David Gibson71f34972008-05-15 16:46:39 +1000274 0x01000000 0x00000000 0x00000000 0x00000000 0xe8000000 0x00000000 0x00010000>;
Benjamin Herrenschmidtc3fc2de2007-12-21 15:39:29 +1100275
276 /* Inbound 2GB range starting at 0 */
David Gibson71f34972008-05-15 16:46:39 +1000277 dma-ranges = <0x42000000 0x0 0x0 0x0 0x0 0x0 0x80000000>;
Benjamin Herrenschmidtc3fc2de2007-12-21 15:39:29 +1100278
279 /* Bamboo has all 4 IRQ pins tied together per slot */
David Gibson71f34972008-05-15 16:46:39 +1000280 interrupt-map-mask = <0xf800 0x0 0x0 0x0>;
Benjamin Herrenschmidtc3fc2de2007-12-21 15:39:29 +1100281 interrupt-map = <
282 /* IDSEL 1 */
David Gibson71f34972008-05-15 16:46:39 +1000283 0x800 0x0 0x0 0x0 &UIC0 0x1c 0x8
Benjamin Herrenschmidtc3fc2de2007-12-21 15:39:29 +1100284
285 /* IDSEL 2 */
David Gibson71f34972008-05-15 16:46:39 +1000286 0x1000 0x0 0x0 0x0 &UIC0 0x1b 0x8
Benjamin Herrenschmidtc3fc2de2007-12-21 15:39:29 +1100287
288 /* IDSEL 3 */
David Gibson71f34972008-05-15 16:46:39 +1000289 0x1800 0x0 0x0 0x0 &UIC0 0x1a 0x8
Benjamin Herrenschmidtc3fc2de2007-12-21 15:39:29 +1100290
291 /* IDSEL 4 */
David Gibson71f34972008-05-15 16:46:39 +1000292 0x2000 0x0 0x0 0x0 &UIC0 0x19 0x8
Benjamin Herrenschmidtc3fc2de2007-12-21 15:39:29 +1100293 >;
294 };
Josh Boyer142b58e2007-08-20 07:29:55 -0500295 };
296
297 chosen {
298 linux,stdout-path = "/plb/opb/serial@ef600300";
Josh Boyer142b58e2007-08-20 07:29:55 -0500299 };
300};