blob: 223aae044466f59f46d8d9aa614c3b07e51a80a8 [file] [log] [blame]
Abhilash Kesavan66194a72010-06-08 17:02:08 +09001/* linux/arch/arm/mach-s5pc100/setup-ide.c
2 *
3 * Copyright (c) 2010 Samsung Electronics Co., Ltd.
4 * http://www.samsung.com
5 *
6 * S5PC100 setup information for IDE
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11*/
12
13#include <linux/kernel.h>
14#include <linux/gpio.h>
15#include <linux/io.h>
16
17#include <mach/regs-clock.h>
18#include <plat/gpio-cfg.h>
19
Kukjin Kime27ecd72010-10-01 20:50:20 +090020static void s5pc100_ide_cfg_gpios(unsigned int base, unsigned int nr)
21{
Kukjin Kim20dbc432010-10-01 20:10:33 +090022 s3c_gpio_cfgrange_nopull(base, nr, S3C_GPIO_SFN(4));
Kukjin Kime27ecd72010-10-01 20:50:20 +090023
24 for (; nr > 0; nr--, base++)
25 s5p_gpio_set_drvstr(base, S5P_GPIO_DRVSTR_LV4);
26}
27
Abhilash Kesavan66194a72010-06-08 17:02:08 +090028void s5pc100_ide_setup_gpio(void)
29{
30 u32 reg;
Abhilash Kesavan66194a72010-06-08 17:02:08 +090031
32 /* Independent CF interface, CF chip select configuration */
33 reg = readl(S5PC100_MEM_SYS_CFG) & (~0x3f);
34 writel(reg | MEM_SYS_CFG_EBI_FIX_PRI_CFCON, S5PC100_MEM_SYS_CFG);
35
36 /* CF_Add[0 - 2], CF_IORDY, CF_INTRQ, CF_DMARQ, CF_DMARST, CF_DMACK */
Kukjin Kime27ecd72010-10-01 20:50:20 +090037 s5pc100_ide_cfg_gpios(S5PC100_GPJ0(0), 8);
Abhilash Kesavan66194a72010-06-08 17:02:08 +090038
39 /*CF_Data[0 - 7] */
Kukjin Kime27ecd72010-10-01 20:50:20 +090040 s5pc100_ide_cfg_gpios(S5PC100_GPJ2(0), 8);
Abhilash Kesavan66194a72010-06-08 17:02:08 +090041
42 /* CF_Data[8 - 15] */
Kukjin Kime27ecd72010-10-01 20:50:20 +090043 s5pc100_ide_cfg_gpios(S5PC100_GPJ3(0), 8);
Abhilash Kesavan66194a72010-06-08 17:02:08 +090044
45 /* CF_CS0, CF_CS1, CF_IORD, CF_IOWR */
Kukjin Kime27ecd72010-10-01 20:50:20 +090046 s5pc100_ide_cfg_gpios(S5PC100_GPJ4(0), 4);
Abhilash Kesavan66194a72010-06-08 17:02:08 +090047
48 /* EBI_OE, EBI_WE */
Kukjin Kime27ecd72010-10-01 20:50:20 +090049 s3c_gpio_cfgpin_range(S5PC100_GPK0(6), 2, S3C_GPIO_SFN(0));
Abhilash Kesavan66194a72010-06-08 17:02:08 +090050
51 /* CF_OE, CF_WE */
Kukjin Kim20dbc432010-10-01 20:10:33 +090052 s3c_gpio_cfgrange_nopull(S5PC100_GPK1(6), 8, S3C_GPIO_SFN(2));
Abhilash Kesavan66194a72010-06-08 17:02:08 +090053
54 /* CF_CD */
55 s3c_gpio_cfgpin(S5PC100_GPK3(5), S3C_GPIO_SFN(2));
56 s3c_gpio_setpull(S5PC100_GPK3(5), S3C_GPIO_PULL_NONE);
57}