blob: f332df7f0d37be504eb1d2af35efae5edc4a579c [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001#include <linux/linkage.h>
2#include <asm/assembler.h>
George G. Davis3a1e5012005-04-29 22:08:33 +01003#include "abort-macro.S"
Linus Torvalds1da177e2005-04-16 15:20:36 -07004/*
5 * Function: v6_early_abort
6 *
7 * Params : r2 = address of aborted instruction
8 * : r3 = saved SPSR
9 *
10 * Returns : r0 = address of abort
11 * : r1 = FSR, bit 11 = write
12 * : r2-r8 = corrupted
13 * : r9 = preserved
14 * : sp = pointer to registers
15 *
16 * Purpose : obtain information about current aborted instruction.
George G. Davis3a1e5012005-04-29 22:08:33 +010017 * Note: we read user space. This means we might cause a data
18 * abort here if the I-TLB and D-TLB aren't seeing the same
19 * picture. Unfortunately, this does happen. We live with it.
Linus Torvalds1da177e2005-04-16 15:20:36 -070020 */
21 .align 5
22ENTRY(v6_early_abort)
Russell King43cc1982006-02-22 21:13:28 +000023#ifdef CONFIG_CPU_32v6K
Catalin Marinas2c3a0542005-10-02 22:34:35 +010024 clrex
25#else
Seth Forshee25ef4a62009-03-02 22:39:36 +010026 sub r1, sp, #4 @ Get unused stack location
27 strex r0, r1, [r1] @ Clear the exclusive monitor
Catalin Marinas2c3a0542005-10-02 22:34:35 +010028#endif
Linus Torvalds1da177e2005-04-16 15:20:36 -070029 mrc p15, 0, r1, c5, c0, 0 @ get FSR
30 mrc p15, 0, r0, c6, c0, 0 @ get FAR
George G. Davis3a1e5012005-04-29 22:08:33 +010031/*
Catalin Marinasfe68e682009-04-01 13:53:48 +010032 * Faulty SWP instruction on 1136 doesn't set bit 11 in DFSR (erratum 326103).
George G. Davis3a1e5012005-04-29 22:08:33 +010033 * The test below covers all the write situations, including Java bytecodes
34 */
Catalin Marinasfe68e682009-04-01 13:53:48 +010035 bic r1, r1, #1 << 11 @ clear bit 11 of FSR
George G. Davis3a1e5012005-04-29 22:08:33 +010036 tst r3, #PSR_J_BIT @ Java?
37 movne pc, lr
38 do_thumb_abort
39 ldreq r3, [r2] @ read aborted ARM instruction
Catalin Marinas26584852009-05-30 14:00:18 +010040#ifdef CONFIG_CPU_ENDIAN_BE8
41 reveq r3, r3
42#endif
George G. Davis3a1e5012005-04-29 22:08:33 +010043 do_ldrd_abort
44 tst r3, #1 << 20 @ L = 0 -> write
45 orreq r1, r1, #1 << 11 @ yes.
Linus Torvalds1da177e2005-04-16 15:20:36 -070046 mov pc, lr
47
48