blob: ebaf304f464bc2aa0efc58bd1997251acfee90c7 [file] [log] [blame]
Sujithf1dc5602008-10-29 10:16:30 +05301/*
Sujith Manoharan5b681382011-05-17 13:36:18 +05302 * Copyright (c) 2008-2011 Atheros Communications Inc.
Sujithf1dc5602008-10-29 10:16:30 +05303 *
4 * Permission to use, copy, modify, and/or distribute this software for any
5 * purpose with or without fee is hereby granted, provided that the above
6 * copyright notice and this permission notice appear in all copies.
7 *
8 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
9 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
10 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
11 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
12 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
13 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
14 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
15 */
16
Luis R. Rodriguezc46917b2009-09-13 02:42:02 -070017#include "hw.h"
Felix Fietkau641d9922010-04-15 17:38:49 -040018#include "hw-ops.h"
Sujithf1dc5602008-10-29 10:16:30 +053019
Luis R. Rodriguez795f5e22010-04-15 17:39:00 -040020/* Common calibration code */
21
Felix Fietkau2292ca62010-08-02 15:53:13 +020022#define ATH9K_NF_TOO_HIGH -60
Sujithf1dc5602008-10-29 10:16:30 +053023
Sujithf1dc5602008-10-29 10:16:30 +053024static int16_t ath9k_hw_get_nf_hist_mid(int16_t *nfCalBuffer)
25{
26 int16_t nfval;
27 int16_t sort[ATH9K_NF_CAL_HIST_MAX];
28 int i, j;
29
30 for (i = 0; i < ATH9K_NF_CAL_HIST_MAX; i++)
31 sort[i] = nfCalBuffer[i];
32
33 for (i = 0; i < ATH9K_NF_CAL_HIST_MAX - 1; i++) {
34 for (j = 1; j < ATH9K_NF_CAL_HIST_MAX - i; j++) {
35 if (sort[j] > sort[j - 1]) {
36 nfval = sort[j];
37 sort[j] = sort[j - 1];
38 sort[j - 1] = nfval;
39 }
40 }
41 }
42 nfval = sort[(ATH9K_NF_CAL_HIST_MAX - 1) >> 1];
43
44 return nfval;
45}
46
Felix Fietkau2292ca62010-08-02 15:53:13 +020047static struct ath_nf_limits *ath9k_hw_get_nf_limits(struct ath_hw *ah,
48 struct ath9k_channel *chan)
49{
50 struct ath_nf_limits *limit;
51
52 if (!chan || IS_CHAN_2GHZ(chan))
53 limit = &ah->nf_2g;
54 else
55 limit = &ah->nf_5g;
56
57 return limit;
58}
59
60static s16 ath9k_hw_get_default_nf(struct ath_hw *ah,
61 struct ath9k_channel *chan)
62{
63 return ath9k_hw_get_nf_limits(ah, chan)->nominal;
64}
65
Felix Fietkauf23fba492011-07-28 14:08:56 +020066s16 ath9k_hw_getchan_noise(struct ath_hw *ah, struct ath9k_channel *chan)
67{
68 s8 noise = ATH_DEFAULT_NOISE_FLOOR;
69
70 if (chan && chan->noisefloor) {
71 s8 delta = chan->noisefloor -
72 ath9k_hw_get_default_nf(ah, chan);
73 if (delta > 0)
74 noise += delta;
75 }
76 return noise;
77}
78EXPORT_SYMBOL(ath9k_hw_getchan_noise);
Felix Fietkau2292ca62010-08-02 15:53:13 +020079
80static void ath9k_hw_update_nfcal_hist_buffer(struct ath_hw *ah,
Felix Fietkau70cf1532010-08-02 15:53:14 +020081 struct ath9k_hw_cal_data *cal,
Sujithf1dc5602008-10-29 10:16:30 +053082 int16_t *nfarray)
83{
Felix Fietkau70cf1532010-08-02 15:53:14 +020084 struct ath_common *common = ath9k_hw_common(ah);
Felix Fietkau2292ca62010-08-02 15:53:13 +020085 struct ath_nf_limits *limit;
Felix Fietkau70cf1532010-08-02 15:53:14 +020086 struct ath9k_nfcal_hist *h;
87 bool high_nf_mid = false;
Rajkumar Manoharan28ef6452011-05-04 19:37:17 +053088 u8 chainmask = (ah->rxchainmask << 3) | ah->rxchainmask;
Sujithf1dc5602008-10-29 10:16:30 +053089 int i;
90
Felix Fietkau70cf1532010-08-02 15:53:14 +020091 h = cal->nfCalHist;
Felix Fietkau2292ca62010-08-02 15:53:13 +020092 limit = ath9k_hw_get_nf_limits(ah, ah->curchan);
93
Sujithf1dc5602008-10-29 10:16:30 +053094 for (i = 0; i < NUM_NF_READINGS; i++) {
Rajkumar Manoharan28ef6452011-05-04 19:37:17 +053095 if (!(chainmask & (1 << i)) ||
Rajkumar Manoharan6b3d3482011-08-13 10:28:16 +053096 ((i >= AR5416_MAX_CHAINS) && !IS_CHAN_HT40(ah->curchan)))
Rajkumar Manoharan28ef6452011-05-04 19:37:17 +053097 continue;
98
Sujithf1dc5602008-10-29 10:16:30 +053099 h[i].nfCalBuffer[h[i].currIndex] = nfarray[i];
100
101 if (++h[i].currIndex >= ATH9K_NF_CAL_HIST_MAX)
102 h[i].currIndex = 0;
103
104 if (h[i].invalidNFcount > 0) {
Felix Fietkauf2552e22010-07-02 00:09:50 +0200105 h[i].invalidNFcount--;
106 h[i].privNF = nfarray[i];
Sujithf1dc5602008-10-29 10:16:30 +0530107 } else {
108 h[i].privNF =
109 ath9k_hw_get_nf_hist_mid(h[i].nfCalBuffer);
110 }
Felix Fietkau2292ca62010-08-02 15:53:13 +0200111
Felix Fietkau70cf1532010-08-02 15:53:14 +0200112 if (!h[i].privNF)
113 continue;
114
115 if (h[i].privNF > limit->max) {
116 high_nf_mid = true;
117
Joe Perches226afe62010-12-02 19:12:37 -0800118 ath_dbg(common, ATH_DBG_CALIBRATE,
119 "NFmid[%d] (%d) > MAX (%d), %s\n",
120 i, h[i].privNF, limit->max,
121 (cal->nfcal_interference ?
122 "not corrected (due to interference)" :
123 "correcting to MAX"));
Felix Fietkau70cf1532010-08-02 15:53:14 +0200124
125 /*
126 * Normally we limit the average noise floor by the
127 * hardware specific maximum here. However if we have
128 * encountered stuck beacons because of interference,
129 * we bypass this limit here in order to better deal
130 * with our environment.
131 */
132 if (!cal->nfcal_interference)
133 h[i].privNF = limit->max;
134 }
Sujithf1dc5602008-10-29 10:16:30 +0530135 }
Felix Fietkau70cf1532010-08-02 15:53:14 +0200136
137 /*
138 * If the noise floor seems normal for all chains, assume that
139 * there is no significant interference in the environment anymore.
140 * Re-enable the enforcement of the NF maximum again.
141 */
142 if (!high_nf_mid)
143 cal->nfcal_interference = false;
Sujithf1dc5602008-10-29 10:16:30 +0530144}
145
Luis R. Rodriguezb43d59f2010-04-15 17:38:58 -0400146static bool ath9k_hw_get_nf_thresh(struct ath_hw *ah,
147 enum ieee80211_band band,
148 int16_t *nft)
Sujithf1dc5602008-10-29 10:16:30 +0530149{
Luis R. Rodriguez76061ab2008-12-23 15:58:41 -0800150 switch (band) {
151 case IEEE80211_BAND_5GHZ:
Sujithf74df6f2009-02-09 13:27:24 +0530152 *nft = (int8_t)ah->eep_ops->get_eeprom(ah, EEP_NFTHRESH_5);
Sujithf1dc5602008-10-29 10:16:30 +0530153 break;
Luis R. Rodriguez76061ab2008-12-23 15:58:41 -0800154 case IEEE80211_BAND_2GHZ:
Sujithf74df6f2009-02-09 13:27:24 +0530155 *nft = (int8_t)ah->eep_ops->get_eeprom(ah, EEP_NFTHRESH_2);
Sujithf1dc5602008-10-29 10:16:30 +0530156 break;
157 default:
Luis R. Rodriguez76061ab2008-12-23 15:58:41 -0800158 BUG_ON(1);
Sujithf1dc5602008-10-29 10:16:30 +0530159 return false;
160 }
161
162 return true;
163}
164
Luis R. Rodriguez795f5e22010-04-15 17:39:00 -0400165void ath9k_hw_reset_calibration(struct ath_hw *ah,
166 struct ath9k_cal_list *currCal)
Sujithf1dc5602008-10-29 10:16:30 +0530167{
Sujithf1dc5602008-10-29 10:16:30 +0530168 int i;
169
170 ath9k_hw_setup_calibration(ah, currCal);
171
172 currCal->calState = CAL_RUNNING;
173
174 for (i = 0; i < AR5416_MAX_CHAINS; i++) {
Sujith2660b812009-02-09 13:27:26 +0530175 ah->meas0.sign[i] = 0;
176 ah->meas1.sign[i] = 0;
177 ah->meas2.sign[i] = 0;
178 ah->meas3.sign[i] = 0;
Sujithf1dc5602008-10-29 10:16:30 +0530179 }
180
Sujith2660b812009-02-09 13:27:26 +0530181 ah->cal_samples = 0;
Sujithf1dc5602008-10-29 10:16:30 +0530182}
183
Luis R. Rodriguezc9e27d92008-12-23 15:58:42 -0800184/* This is done for the currently configured channel */
Sujithcbe61d82009-02-09 13:27:12 +0530185bool ath9k_hw_reset_calvalid(struct ath_hw *ah)
Sujithf1dc5602008-10-29 10:16:30 +0530186{
Luis R. Rodriguezc46917b2009-09-13 02:42:02 -0700187 struct ath_common *common = ath9k_hw_common(ah);
188 struct ieee80211_conf *conf = &common->hw->conf;
Sujithcbfe9462009-04-13 21:56:56 +0530189 struct ath9k_cal_list *currCal = ah->cal_list_curr;
Sujithf1dc5602008-10-29 10:16:30 +0530190
Felix Fietkau20bd2a02010-07-31 00:12:00 +0200191 if (!ah->caldata)
Luis R. Rodriguezc9e27d92008-12-23 15:58:42 -0800192 return true;
Sujithf1dc5602008-10-29 10:16:30 +0530193
194 if (!AR_SREV_9100(ah) && !AR_SREV_9160_10_OR_LATER(ah))
Luis R. Rodriguezc9e27d92008-12-23 15:58:42 -0800195 return true;
Sujithf1dc5602008-10-29 10:16:30 +0530196
197 if (currCal == NULL)
Luis R. Rodriguezc9e27d92008-12-23 15:58:42 -0800198 return true;
Sujithf1dc5602008-10-29 10:16:30 +0530199
200 if (currCal->calState != CAL_DONE) {
Joe Perches226afe62010-12-02 19:12:37 -0800201 ath_dbg(common, ATH_DBG_CALIBRATE,
202 "Calibration state incorrect, %d\n",
203 currCal->calState);
Luis R. Rodriguezc9e27d92008-12-23 15:58:42 -0800204 return true;
Sujithf1dc5602008-10-29 10:16:30 +0530205 }
206
Felix Fietkau64978272010-10-03 19:07:16 +0200207 if (!(ah->supp_cals & currCal->calData->calType))
Luis R. Rodriguezc9e27d92008-12-23 15:58:42 -0800208 return true;
Sujithf1dc5602008-10-29 10:16:30 +0530209
Joe Perches226afe62010-12-02 19:12:37 -0800210 ath_dbg(common, ATH_DBG_CALIBRATE,
211 "Resetting Cal %d state for channel %u\n",
212 currCal->calData->calType, conf->channel->center_freq);
Sujithf1dc5602008-10-29 10:16:30 +0530213
Felix Fietkau20bd2a02010-07-31 00:12:00 +0200214 ah->caldata->CalValid &= ~currCal->calData->calType;
Sujithf1dc5602008-10-29 10:16:30 +0530215 currCal->calState = CAL_WAITING;
216
Luis R. Rodriguezc9e27d92008-12-23 15:58:42 -0800217 return false;
Sujithf1dc5602008-10-29 10:16:30 +0530218}
Luis R. Rodriguez7322fd12009-09-23 23:07:00 -0400219EXPORT_SYMBOL(ath9k_hw_reset_calvalid);
Sujithf1dc5602008-10-29 10:16:30 +0530220
Felix Fietkau00c86592010-07-30 21:02:09 +0200221void ath9k_hw_start_nfcal(struct ath_hw *ah, bool update)
Sujithf1dc5602008-10-29 10:16:30 +0530222{
Felix Fietkau4254bc12010-07-31 00:12:01 +0200223 if (ah->caldata)
224 ah->caldata->nfcal_pending = true;
225
Sujithf1dc5602008-10-29 10:16:30 +0530226 REG_SET_BIT(ah, AR_PHY_AGC_CONTROL,
227 AR_PHY_AGC_CONTROL_ENABLE_NF);
Felix Fietkau00c86592010-07-30 21:02:09 +0200228
229 if (update)
230 REG_CLR_BIT(ah, AR_PHY_AGC_CONTROL,
Sujithf1dc5602008-10-29 10:16:30 +0530231 AR_PHY_AGC_CONTROL_NO_UPDATE_NF);
Felix Fietkau00c86592010-07-30 21:02:09 +0200232 else
233 REG_SET_BIT(ah, AR_PHY_AGC_CONTROL,
234 AR_PHY_AGC_CONTROL_NO_UPDATE_NF);
235
Sujithf1dc5602008-10-29 10:16:30 +0530236 REG_SET_BIT(ah, AR_PHY_AGC_CONTROL, AR_PHY_AGC_CONTROL_NF);
237}
238
Felix Fietkaubbacee12010-07-11 15:44:42 +0200239void ath9k_hw_loadnf(struct ath_hw *ah, struct ath9k_channel *chan)
240{
Felix Fietkau20bd2a02010-07-31 00:12:00 +0200241 struct ath9k_nfcal_hist *h = NULL;
Felix Fietkaubbacee12010-07-11 15:44:42 +0200242 unsigned i, j;
243 int32_t val;
Felix Fietkau487f0e02010-07-23 04:31:56 +0200244 u8 chainmask = (ah->rxchainmask << 3) | ah->rxchainmask;
Felix Fietkaubbacee12010-07-11 15:44:42 +0200245 struct ath_common *common = ath9k_hw_common(ah);
Rajkumar Manoharan28ef6452011-05-04 19:37:17 +0530246 struct ieee80211_conf *conf = &common->hw->conf;
Felix Fietkau20bd2a02010-07-31 00:12:00 +0200247 s16 default_nf = ath9k_hw_get_default_nf(ah, chan);
Felix Fietkaubbacee12010-07-11 15:44:42 +0200248
Felix Fietkau20bd2a02010-07-31 00:12:00 +0200249 if (ah->caldata)
250 h = ah->caldata->nfCalHist;
Felix Fietkaubbacee12010-07-11 15:44:42 +0200251
252 for (i = 0; i < NUM_NF_READINGS; i++) {
253 if (chainmask & (1 << i)) {
Felix Fietkau20bd2a02010-07-31 00:12:00 +0200254 s16 nfval;
255
Rajkumar Manoharan28ef6452011-05-04 19:37:17 +0530256 if ((i >= AR5416_MAX_CHAINS) && !conf_is_ht40(conf))
257 continue;
258
Felix Fietkau20bd2a02010-07-31 00:12:00 +0200259 if (h)
260 nfval = h[i].privNF;
261 else
262 nfval = default_nf;
263
Felix Fietkaubbacee12010-07-11 15:44:42 +0200264 val = REG_READ(ah, ah->nf_regs[i]);
265 val &= 0xFFFFFE00;
Felix Fietkau20bd2a02010-07-31 00:12:00 +0200266 val |= (((u32) nfval << 1) & 0x1ff);
Felix Fietkaubbacee12010-07-11 15:44:42 +0200267 REG_WRITE(ah, ah->nf_regs[i], val);
268 }
269 }
270
271 /*
272 * Load software filtered NF value into baseband internal minCCApwr
273 * variable.
274 */
275 REG_CLR_BIT(ah, AR_PHY_AGC_CONTROL,
276 AR_PHY_AGC_CONTROL_ENABLE_NF);
277 REG_CLR_BIT(ah, AR_PHY_AGC_CONTROL,
278 AR_PHY_AGC_CONTROL_NO_UPDATE_NF);
279 REG_SET_BIT(ah, AR_PHY_AGC_CONTROL, AR_PHY_AGC_CONTROL_NF);
280
281 /*
282 * Wait for load to complete, should be fast, a few 10s of us.
283 * The max delay was changed from an original 250us to 10000us
284 * since 250us often results in NF load timeout and causes deaf
285 * condition during stress testing 12/12/2009
286 */
Vivek Natarajan23952ec2011-03-10 11:05:43 +0530287 for (j = 0; j < 10000; j++) {
Felix Fietkaubbacee12010-07-11 15:44:42 +0200288 if ((REG_READ(ah, AR_PHY_AGC_CONTROL) &
289 AR_PHY_AGC_CONTROL_NF) == 0)
290 break;
291 udelay(10);
292 }
293
294 /*
295 * We timed out waiting for the noisefloor to load, probably due to an
296 * in-progress rx. Simply return here and allow the load plenty of time
297 * to complete before the next calibration interval. We need to avoid
298 * trying to load -50 (which happens below) while the previous load is
299 * still in progress as this can cause rx deafness. Instead by returning
300 * here, the baseband nf cal will just be capped by our present
301 * noisefloor until the next calibration timer.
302 */
Vivek Natarajan23952ec2011-03-10 11:05:43 +0530303 if (j == 10000) {
Joe Perches226afe62010-12-02 19:12:37 -0800304 ath_dbg(common, ATH_DBG_ANY,
305 "Timeout while waiting for nf to load: AR_PHY_AGC_CONTROL=0x%x\n",
306 REG_READ(ah, AR_PHY_AGC_CONTROL));
Felix Fietkaubbacee12010-07-11 15:44:42 +0200307 return;
308 }
309
310 /*
311 * Restore maxCCAPower register parameter again so that we're not capped
312 * by the median we just loaded. This will be initial (and max) value
313 * of next noise floor calibration the baseband does.
314 */
315 ENABLE_REGWRITE_BUFFER(ah);
316 for (i = 0; i < NUM_NF_READINGS; i++) {
317 if (chainmask & (1 << i)) {
Rajkumar Manoharan28ef6452011-05-04 19:37:17 +0530318 if ((i >= AR5416_MAX_CHAINS) && !conf_is_ht40(conf))
319 continue;
320
Felix Fietkaubbacee12010-07-11 15:44:42 +0200321 val = REG_READ(ah, ah->nf_regs[i]);
322 val &= 0xFFFFFE00;
323 val |= (((u32) (-50) << 1) & 0x1ff);
324 REG_WRITE(ah, ah->nf_regs[i], val);
325 }
326 }
327 REGWRITE_BUFFER_FLUSH(ah);
Felix Fietkaubbacee12010-07-11 15:44:42 +0200328}
329
330
Felix Fietkauf2552e22010-07-02 00:09:50 +0200331static void ath9k_hw_nf_sanitize(struct ath_hw *ah, s16 *nf)
332{
333 struct ath_common *common = ath9k_hw_common(ah);
334 struct ath_nf_limits *limit;
335 int i;
336
337 if (IS_CHAN_2GHZ(ah->curchan))
338 limit = &ah->nf_2g;
339 else
340 limit = &ah->nf_5g;
341
342 for (i = 0; i < NUM_NF_READINGS; i++) {
343 if (!nf[i])
344 continue;
345
Joe Perches226afe62010-12-02 19:12:37 -0800346 ath_dbg(common, ATH_DBG_CALIBRATE,
347 "NF calibrated [%s] [chain %d] is %d\n",
348 (i >= 3 ? "ext" : "ctl"), i % 3, nf[i]);
Felix Fietkau54bd5002010-07-02 00:09:51 +0200349
Felix Fietkau2292ca62010-08-02 15:53:13 +0200350 if (nf[i] > ATH9K_NF_TOO_HIGH) {
Joe Perches226afe62010-12-02 19:12:37 -0800351 ath_dbg(common, ATH_DBG_CALIBRATE,
352 "NF[%d] (%d) > MAX (%d), correcting to MAX\n",
353 i, nf[i], ATH9K_NF_TOO_HIGH);
Felix Fietkauf2552e22010-07-02 00:09:50 +0200354 nf[i] = limit->max;
355 } else if (nf[i] < limit->min) {
Joe Perches226afe62010-12-02 19:12:37 -0800356 ath_dbg(common, ATH_DBG_CALIBRATE,
357 "NF[%d] (%d) < MIN (%d), correcting to NOM\n",
358 i, nf[i], limit->min);
Felix Fietkauf2552e22010-07-02 00:09:50 +0200359 nf[i] = limit->nominal;
360 }
361 }
362}
363
Felix Fietkau4254bc12010-07-31 00:12:01 +0200364bool ath9k_hw_getnf(struct ath_hw *ah, struct ath9k_channel *chan)
Sujithf1dc5602008-10-29 10:16:30 +0530365{
Luis R. Rodriguezc46917b2009-09-13 02:42:02 -0700366 struct ath_common *common = ath9k_hw_common(ah);
Sujithf1dc5602008-10-29 10:16:30 +0530367 int16_t nf, nfThresh;
368 int16_t nfarray[NUM_NF_READINGS] = { 0 };
369 struct ath9k_nfcal_hist *h;
Luis R. Rodriguez76061ab2008-12-23 15:58:41 -0800370 struct ieee80211_channel *c = chan->chan;
Felix Fietkau20bd2a02010-07-31 00:12:00 +0200371 struct ath9k_hw_cal_data *caldata = ah->caldata;
372
Sujithf1dc5602008-10-29 10:16:30 +0530373 chan->channelFlags &= (~CHANNEL_CW_INT);
374 if (REG_READ(ah, AR_PHY_AGC_CONTROL) & AR_PHY_AGC_CONTROL_NF) {
Joe Perches226afe62010-12-02 19:12:37 -0800375 ath_dbg(common, ATH_DBG_CALIBRATE,
376 "NF did not complete in calibration window\n");
Felix Fietkau4254bc12010-07-31 00:12:01 +0200377 return false;
Felix Fietkaud9891c72010-09-29 17:15:27 +0200378 }
379
380 ath9k_hw_do_getnf(ah, nfarray);
381 ath9k_hw_nf_sanitize(ah, nfarray);
382 nf = nfarray[0];
383 if (ath9k_hw_get_nf_thresh(ah, c->band, &nfThresh)
384 && nf > nfThresh) {
Joe Perches226afe62010-12-02 19:12:37 -0800385 ath_dbg(common, ATH_DBG_CALIBRATE,
386 "noise floor failed detected; detected %d, threshold %d\n",
387 nf, nfThresh);
Felix Fietkaud9891c72010-09-29 17:15:27 +0200388 chan->channelFlags |= CHANNEL_CW_INT;
389 }
390
391 if (!caldata) {
392 chan->noisefloor = nf;
Felix Fietkauf23fba492011-07-28 14:08:56 +0200393 ah->noise = ath9k_hw_getchan_noise(ah, chan);
Felix Fietkaud9891c72010-09-29 17:15:27 +0200394 return false;
Sujithf1dc5602008-10-29 10:16:30 +0530395 }
396
Felix Fietkau20bd2a02010-07-31 00:12:00 +0200397 h = caldata->nfCalHist;
Felix Fietkau4254bc12010-07-31 00:12:01 +0200398 caldata->nfcal_pending = false;
Felix Fietkau70cf1532010-08-02 15:53:14 +0200399 ath9k_hw_update_nfcal_hist_buffer(ah, caldata, nfarray);
Felix Fietkaud9891c72010-09-29 17:15:27 +0200400 chan->noisefloor = h[0].privNF;
Felix Fietkauf23fba492011-07-28 14:08:56 +0200401 ah->noise = ath9k_hw_getchan_noise(ah, chan);
Felix Fietkau4254bc12010-07-31 00:12:01 +0200402 return true;
Sujithf1dc5602008-10-29 10:16:30 +0530403}
404
Felix Fietkau20bd2a02010-07-31 00:12:00 +0200405void ath9k_init_nfcal_hist_buffer(struct ath_hw *ah,
406 struct ath9k_channel *chan)
Sujithf1dc5602008-10-29 10:16:30 +0530407{
Felix Fietkau20bd2a02010-07-31 00:12:00 +0200408 struct ath9k_nfcal_hist *h;
409 s16 default_nf;
Sujithf1dc5602008-10-29 10:16:30 +0530410 int i, j;
Senthil Balasubramaniana59b5a52009-07-14 20:17:07 -0400411
Rajkumar Manoharanbdd196a2011-01-15 01:01:22 +0530412 ah->caldata->channel = chan->channel;
413 ah->caldata->channelFlags = chan->channelFlags & ~CHANNEL_CW_INT;
Felix Fietkau20bd2a02010-07-31 00:12:00 +0200414 h = ah->caldata->nfCalHist;
415 default_nf = ath9k_hw_get_default_nf(ah, chan);
Sujithf1dc5602008-10-29 10:16:30 +0530416 for (i = 0; i < NUM_NF_READINGS; i++) {
Felix Fietkau20bd2a02010-07-31 00:12:00 +0200417 h[i].currIndex = 0;
418 h[i].privNF = default_nf;
419 h[i].invalidNFcount = AR_PHY_CCA_FILTERWINDOW_LENGTH;
Sujithf1dc5602008-10-29 10:16:30 +0530420 for (j = 0; j < ATH9K_NF_CAL_HIST_MAX; j++) {
Felix Fietkau20bd2a02010-07-31 00:12:00 +0200421 h[i].nfCalBuffer[j] = default_nf;
Sujithf1dc5602008-10-29 10:16:30 +0530422 }
423 }
Sujithf1dc5602008-10-29 10:16:30 +0530424}
425
Felix Fietkau70cf1532010-08-02 15:53:14 +0200426
427void ath9k_hw_bstuck_nfcal(struct ath_hw *ah)
428{
429 struct ath9k_hw_cal_data *caldata = ah->caldata;
430
431 if (unlikely(!caldata))
432 return;
433
434 /*
435 * If beacons are stuck, the most likely cause is interference.
436 * Triggering a noise floor calibration at this point helps the
437 * hardware adapt to a noisy environment much faster.
438 * To ensure that we recover from stuck beacons quickly, let
439 * the baseband update the internal NF value itself, similar to
440 * what is being done after a full reset.
441 */
442 if (!caldata->nfcal_pending)
443 ath9k_hw_start_nfcal(ah, true);
444 else if (!(REG_READ(ah, AR_PHY_AGC_CONTROL) & AR_PHY_AGC_CONTROL_NF))
445 ath9k_hw_getnf(ah, ah->curchan);
446
447 caldata->nfcal_interference = true;
448}
449EXPORT_SYMBOL(ath9k_hw_bstuck_nfcal);
450