blob: eaf41451ad0cf5afec07ab94a03ae9e9a4bdee42 [file] [log] [blame]
Boris BREZILLONd7d1d452013-08-07 10:49:01 +02001/*
2 * at91sama5d3_can.dtsi - Device Tree Include file for AT91SAM9x5 SoC with
3 * CAN support
4 *
5 * Copyright (C) 2013 Boris BREZILLON <b.brezillon@overkiz.com>
6 *
7 * Licensed under GPLv2.
8 */
9
10#include <dt-bindings/pinctrl/at91.h>
11#include <dt-bindings/interrupt-controller/irq.h>
12
13/ {
14 ahb {
15 apb {
16 pinctrl@fffff200 {
17 can0 {
18 pinctrl_can0_rx_tx: can0_rx_tx {
19 atmel,pins =
20 <AT91_PIOD 14 AT91_PERIPH_C AT91_PINCTRL_NONE /* PD14 periph C RX, conflicts with SCK0, SPI0_NPCS1 */
21 AT91_PIOD 15 AT91_PERIPH_C AT91_PINCTRL_NONE>; /* PD15 periph C TX, conflicts with CTS0, SPI0_NPCS2 */
22 };
23 };
24
25 can1 {
26 pinctrl_can1_rx_tx: can1_rx_tx {
27 atmel,pins =
28 <AT91_PIOB 14 AT91_PERIPH_B AT91_PINCTRL_NONE /* PB14 periph B RX, conflicts with GCRS */
29 AT91_PIOB 15 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PB15 periph B TX, conflicts with GCOL */
30 };
31 };
32
33 };
34
Boris BREZILLONd2e81902013-10-18 23:48:27 +020035 pmc: pmc@fffffc00 {
36 periphck {
37 can0_clk: can0_clk {
38 #clock-cells = <0>;
39 reg = <40>;
40 atmel,clk-output-range = <0 66000000>;
41 };
42
David Dueck0a51d642014-09-17 10:33:32 +020043 can1_clk: can1_clk {
Boris BREZILLONd2e81902013-10-18 23:48:27 +020044 #clock-cells = <0>;
45 reg = <41>;
46 atmel,clk-output-range = <0 66000000>;
47 };
48 };
49 };
50
Boris BREZILLONd7d1d452013-08-07 10:49:01 +020051 can0: can@f000c000 {
52 compatible = "atmel,at91sam9x5-can";
53 reg = <0xf000c000 0x300>;
54 interrupts = <40 IRQ_TYPE_LEVEL_HIGH 3>;
55 pinctrl-names = "default";
56 pinctrl-0 = <&pinctrl_can0_rx_tx>;
Boris BREZILLONd2e81902013-10-18 23:48:27 +020057 clocks = <&can0_clk>;
58 clock-names = "can_clk";
Boris BREZILLONd7d1d452013-08-07 10:49:01 +020059 status = "disabled";
60 };
61
62 can1: can@f8010000 {
63 compatible = "atmel,at91sam9x5-can";
64 reg = <0xf8010000 0x300>;
65 interrupts = <41 IRQ_TYPE_LEVEL_HIGH 3>;
66 pinctrl-names = "default";
67 pinctrl-0 = <&pinctrl_can1_rx_tx>;
Boris BREZILLONd2e81902013-10-18 23:48:27 +020068 clocks = <&can1_clk>;
69 clock-names = "can_clk";
Boris BREZILLONd7d1d452013-08-07 10:49:01 +020070 status = "disabled";
71 };
72 };
73 };
74};