blob: 86308aa3973180867a7b30a2f95e43f6137e54c2 [file] [log] [blame]
Paul Mundt315bb962006-09-27 18:22:53 +09001#ifndef __ASM_SH_CPU_FEATURES_H
2#define __ASM_SH_CPU_FEATURES_H
3
4/*
5 * Processor flags
Paul Mundt2220d162006-09-27 18:24:28 +09006 *
7 * Note: When adding a new flag, keep cpu_flags[] in
8 * arch/sh/kernel/setup.c in sync so symbolic name
9 * mapping of the processor flags has a chance of being
10 * reasonably accurate.
11 *
12 * These flags are also available through the ELF
13 * auxiliary vector as AT_HWCAP.
Paul Mundt315bb962006-09-27 18:22:53 +090014 */
15#define CPU_HAS_FPU 0x0001 /* Hardware FPU support */
16#define CPU_HAS_P2_FLUSH_BUG 0x0002 /* Need to flush the cache in P2 area */
17#define CPU_HAS_MMU_PAGE_ASSOC 0x0004 /* SH3: TLB way selection bit support */
18#define CPU_HAS_DSP 0x0008 /* SH-DSP: DSP support */
19#define CPU_HAS_PERF_COUNTER 0x0010 /* Hardware performance counters */
20#define CPU_HAS_PTEA 0x0020 /* PTEA register */
21#define CPU_HAS_LLSC 0x0040 /* movli.l/movco.l */
Paul Mundt72c35542006-09-27 18:27:43 +090022#define CPU_HAS_L2_CACHE 0x0080 /* Secondary cache / URAM */
Paul Mundt074f98d2007-05-08 15:45:33 +090023#define CPU_HAS_OP32 0x0100 /* 32-bit instruction support */
Paul Mundt315bb962006-09-27 18:22:53 +090024
25#endif /* __ASM_SH_CPU_FEATURES_H */