blob: 99c214660bdc7d13b3bedb19df003625b242563a [file] [log] [blame]
Gregory CLEMENTab8ba012012-11-17 15:22:23 +01001Device Tree Clock bindings for cpu clock of Marvell EBU platforms
2
3Required properties:
4- compatible : shall be one of the following:
5 "marvell,armada-xp-cpu-clock" - cpu clocks for Armada XP
Thomas Petazzoniee2d8ea2014-07-09 17:45:11 +02006- reg : Address and length of the clock complex register set, followed
7 by address and length of the PMU DFS registers
Gregory CLEMENTab8ba012012-11-17 15:22:23 +01008- #clock-cells : should be set to 1.
9- clocks : shall be the input parent clock phandle for the clock.
10
11cpuclk: clock-complex@d0018700 {
12 #clock-cells = <1>;
13 compatible = "marvell,armada-xp-cpu-clock";
Thomas Petazzoniee2d8ea2014-07-09 17:45:11 +020014 reg = <0xd0018700 0xA0>, <0x1c054 0x10>;
Gregory CLEMENTab8ba012012-11-17 15:22:23 +010015 clocks = <&coreclk 1>;
16}
17
18cpu@0 {
19 compatible = "marvell,sheeva-v7";
20 reg = <0>;
21 clocks = <&cpuclk 0>;
22};