blob: f1cbeefb30870c0e5ec5479c9582e88711ed5e21 [file] [log] [blame]
Alexandre Bellonied735982014-12-17 22:15:40 +01001Allwinner sun4i and sun7i SoC PWM controller
2
3Required properties:
4 - compatible: should be one of:
5 - "allwinner,sun4i-a10-pwm"
Hans de Goedef6649f72015-10-11 11:49:57 +02006 - "allwinner,sun5i-a10s-pwm"
7 - "allwinner,sun5i-a13-pwm"
Alexandre Bellonied735982014-12-17 22:15:40 +01008 - "allwinner,sun7i-a20-pwm"
Milo Kim42ddcf42016-08-31 17:25:20 +09009 - "allwinner,sun8i-h3-pwm"
Alexandre Bellonied735982014-12-17 22:15:40 +010010 - reg: physical base address and length of the controller's registers
11 - #pwm-cells: should be 3. See pwm.txt in this directory for a description of
12 the cells format.
13 - clocks: From common clock binding, handle to the parent clock.
14
15Example:
16
17 pwm: pwm@01c20e00 {
18 compatible = "allwinner,sun7i-a20-pwm";
19 reg = <0x01c20e00 0xc>;
20 clocks = <&osc24M>;
21 #pwm-cells = <3>;
22 status = "disabled";
23 };