Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm-4.9 / f5395480f5088a86cc8594d29b5c2f07f6995c3d / . / arch / arm / mach-omap2 / vc.h
blob: c86301330b7577c1e1e5344daf36276dcfc87825 [file] [log] [blame]
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]1/*
2 * OMAP3/4 Voltage Controller (VC) structure and macro definitions
3 *
4 * Copyright (C) 2007, 2010 Texas Instruments, Inc.
5 * Rajendra Nayak <rnayak@ti.com>
6 * Lesly A M <x0080970@ti.com>
7 * Thara Gopinath <thara@ti.com>
8 *
9 * Copyright (C) 2008, 2011 Nokia Corporation
10 * Kalle Jokiniemi
11 * Paul Walmsley
12 *
13 * This program is free software; you can redistribute it and/or
14 * modify it under the terms of the GNU General Public License version
15 * 2 as published by the Free Software Foundation.
16 */
17#ifndef __ARCH_ARM_MACH_OMAP2_VC_H
18#define __ARCH_ARM_MACH_OMAP2_VC_H
19
20#include <linux/kernel.h>
21
Kevin Hilmanccd5ca72011-03-21 14:08:55 -0700[diff] [blame]22struct voltagedomain;
23
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]24/**
Kevin Hilmand84adcf2011-03-22 16:14:57 -0700[diff] [blame]25 * struct omap_vc_common - per-VC register/bitfield data
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]26 * @cmd_on_mask: ON bitmask in PRM_VC_CMD_VAL* register
27 * @valid: VALID bitmask in PRM_VC_BYPASS_VAL register
28 * @smps_sa_reg: Offset of PRM_VC_SMPS_SA reg from PRM start
29 * @smps_volra_reg: Offset of PRM_VC_SMPS_VOL_RA reg from PRM start
Kevin Hilmane4e021c2011-06-09 11:01:55 -0700[diff] [blame]30 * @smps_cmdra_reg: Offset of PRM_VC_SMPS_CMD_RA reg from PRM start
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]31 * @bypass_val_reg: Offset of PRM_VC_BYPASS_VAL reg from PRM start
32 * @data_shift: DATA field shift in PRM_VC_BYPASS_VAL register
33 * @slaveaddr_shift: SLAVEADDR field shift in PRM_VC_BYPASS_VAL register
34 * @regaddr_shift: REGADDR field shift in PRM_VC_BYPASS_VAL register
35 * @cmd_on_shift: ON field shift in PRM_VC_CMD_VAL_* register
36 * @cmd_onlp_shift: ONLP field shift in PRM_VC_CMD_VAL_* register
37 * @cmd_ret_shift: RET field shift in PRM_VC_CMD_VAL_* register
38 * @cmd_off_shift: OFF field shift in PRM_VC_CMD_VAL_* register
Kevin Hilmance8ebe02011-03-30 11:01:10 -0700[diff] [blame]39 * @cfg_channel_reg: VC channel configuration register
Kevin Hilmanf5395482011-03-30 16:36:30 -0700[diff] [blame^]40 * @i2c_cfg_reg: I2C configuration register offset
41 * @i2c_cfg_hsen_mask: high-speed mode bit field mask in I2C config register
42 * @i2c_mcode_mask: MCODE field mask for I2C config register
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]43 *
44 * XXX One of cmd_on_mask and cmd_on_shift are not needed
45 * XXX VALID should probably be a shift, not a mask
46 */
Kevin Hilmand84adcf2011-03-22 16:14:57 -0700[diff] [blame]47struct omap_vc_common {
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]48 u32 cmd_on_mask;
49 u32 valid;
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]50 u8 smps_sa_reg;
51 u8 smps_volra_reg;
Kevin Hilmane4e021c2011-06-09 11:01:55 -0700[diff] [blame]52 u8 smps_cmdra_reg;
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]53 u8 bypass_val_reg;
54 u8 data_shift;
55 u8 slaveaddr_shift;
56 u8 regaddr_shift;
57 u8 cmd_on_shift;
58 u8 cmd_onlp_shift;
59 u8 cmd_ret_shift;
60 u8 cmd_off_shift;
Kevin Hilman24d31942011-03-29 15:57:16 -0700[diff] [blame]61 u8 cfg_channel_reg;
Kevin Hilmanf5395482011-03-30 16:36:30 -0700[diff] [blame^]62 u8 i2c_cfg_reg;
63 u8 i2c_cfg_hsen_mask;
64 u8 i2c_mcode_mask;
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]65};
66
Kevin Hilman24d31942011-03-29 15:57:16 -0700[diff] [blame]67/* omap_vc_channel.flags values */
68#define OMAP_VC_CHANNEL_DEFAULT BIT(0)
69
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]70/**
Kevin Hilmand84adcf2011-03-22 16:14:57 -0700[diff] [blame]71 * struct omap_vc_channel - VC per-instance data
Kevin Hilmanba112a42011-03-29 14:02:36 -0700[diff] [blame]72 * @i2c_slave_addr: I2C slave address of PMIC for this VC channel
Kevin Hilmane4e021c2011-06-09 11:01:55 -0700[diff] [blame]73 * @volt_reg_addr: voltage configuration register address
74 * @cmd_reg_addr: command configuration register address
Kevin Hilman5892bb12011-03-29 14:36:04 -0700[diff] [blame]75 * @setup_time: setup time (in sys_clk cycles) of regulator for this channel
Kevin Hilmance8ebe02011-03-30 11:01:10 -0700[diff] [blame]76 * @cfg_channel: current value of VC channel configuration register
Kevin Hilmanf5395482011-03-30 16:36:30 -0700[diff] [blame^]77 * @i2c_high_speed: whether or not to use I2C high-speed mode
Kevin Hilmance8ebe02011-03-30 11:01:10 -0700[diff] [blame]78 *
Kevin Hilmand84adcf2011-03-22 16:14:57 -0700[diff] [blame]79 * @common: pointer to VC common data for this platform
Kevin Hilmanba112a42011-03-29 14:02:36 -0700[diff] [blame]80 * @smps_sa_mask: i2c slave address bitmask in the PRM_VC_SMPS_SA register
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]81 * @smps_volra_mask: VOLRA* bitmask in the PRM_VC_VOL_RA register
Kevin Hilmane4e021c2011-06-09 11:01:55 -0700[diff] [blame]82 * @smps_cmdra_mask: CMDRA* bitmask in the PRM_VC_CMD_RA register
83 * @cmdval_reg: register for on/ret/off voltage level values for this channel
Kevin Hilmance8ebe02011-03-30 11:01:10 -0700[diff] [blame]84 * @cfg_channel_sa_shift: bit shift for slave address cfg_channel register
Kevin Hilman24d31942011-03-29 15:57:16 -0700[diff] [blame]85 * @flags: VC channel-specific flags (optional)
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]86 */
Kevin Hilmand84adcf2011-03-22 16:14:57 -0700[diff] [blame]87struct omap_vc_channel {
Kevin Hilmanba112a42011-03-29 14:02:36 -0700[diff] [blame]88 /* channel state */
89 u16 i2c_slave_addr;
Kevin Hilmane4e021c2011-06-09 11:01:55 -0700[diff] [blame]90 u16 volt_reg_addr;
91 u16 cmd_reg_addr;
Kevin Hilman5892bb12011-03-29 14:36:04 -0700[diff] [blame]92 u16 setup_time;
Kevin Hilman24d31942011-03-29 15:57:16 -0700[diff] [blame]93 u8 cfg_channel;
Kevin Hilmanf5395482011-03-30 16:36:30 -0700[diff] [blame^]94 bool i2c_high_speed;
Kevin Hilmanba112a42011-03-29 14:02:36 -0700[diff] [blame]95
96 /* register access data */
Kevin Hilmand84adcf2011-03-22 16:14:57 -0700[diff] [blame]97 const struct omap_vc_common *common;
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]98 u32 smps_sa_mask;
99 u32 smps_volra_mask;
Kevin Hilmane4e021c2011-06-09 11:01:55 -0700[diff] [blame]100 u32 smps_cmdra_mask;
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]101 u8 cmdval_reg;
Kevin Hilman24d31942011-03-29 15:57:16 -0700[diff] [blame]102 u8 cfg_channel_sa_shift;
103 u8 flags;
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]104};
105
Kevin Hilmand84adcf2011-03-22 16:14:57 -0700[diff] [blame]106extern struct omap_vc_channel omap3_vc_mpu;
107extern struct omap_vc_channel omap3_vc_core;
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]108
Kevin Hilmand84adcf2011-03-22 16:14:57 -0700[diff] [blame]109extern struct omap_vc_channel omap4_vc_mpu;
110extern struct omap_vc_channel omap4_vc_iva;
111extern struct omap_vc_channel omap4_vc_core;
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]112
Kevin Hilmanccd5ca72011-03-21 14:08:55 -0700[diff] [blame]113void omap_vc_init_channel(struct voltagedomain *voltdm);
114int omap_vc_pre_scale(struct voltagedomain *voltdm,
115 unsigned long target_volt,
116 u8 *target_vsel, u8 *current_vsel);
117void omap_vc_post_scale(struct voltagedomain *voltdm,
118 unsigned long target_volt,
119 u8 target_vsel, u8 current_vsel);
Kevin Hilmand84adcf2011-03-22 16:14:57 -0700[diff] [blame]120int omap_vc_bypass_scale(struct voltagedomain *voltdm,
121 unsigned long target_volt);
Kevin Hilmanccd5ca72011-03-21 14:08:55 -0700[diff] [blame]122
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]123#endif
124