blob: 7efc95404c645eea31a74cb683aa650f0bd3a623 [file] [log] [blame]
Paul Mundt249cfea2007-11-19 18:26:19 +09001#ifndef __ASM_SH_PGTABLE_32_H
2#define __ASM_SH_PGTABLE_32_H
3
4/*
5 * Linux PTEL encoding.
6 *
7 * Hardware and software bit definitions for the PTEL value (see below for
8 * notes on SH-X2 MMUs and 64-bit PTEs):
9 *
10 * - Bits 0 and 7 are reserved on SH-3 (_PAGE_WT and _PAGE_SZ1 on SH-4).
11 *
12 * - Bit 1 is the SH-bit, but is unused on SH-3 due to an MMU bug (the
13 * hardware PTEL value can't have the SH-bit set when MMUCR.IX is set,
14 * which is the default in cpu-sh3/mmu_context.h:MMU_CONTROL_INIT).
15 *
16 * In order to keep this relatively clean, do not use these for defining
17 * SH-3 specific flags until all of the other unused bits have been
18 * exhausted.
19 *
20 * - Bit 9 is reserved by everyone and used by _PAGE_PROTNONE.
21 *
22 * - Bits 10 and 11 are low bits of the PPN that are reserved on >= 4K pages.
23 * Bit 10 is used for _PAGE_ACCESSED, bit 11 remains unused.
24 *
25 * - Bits 31, 30, and 29 remain unused by everyone and can be used for future
26 * software flags, although care must be taken to update _PAGE_CLEAR_FLAGS.
27 *
28 * XXX: Leave the _PAGE_FILE and _PAGE_WT overhaul for a rainy day.
29 *
30 * SH-X2 MMUs and extended PTEs
31 *
32 * SH-X2 supports an extended mode TLB with split data arrays due to the
33 * number of bits needed for PR and SZ (now EPR and ESZ) encodings. The PR and
34 * SZ bit placeholders still exist in data array 1, but are implemented as
35 * reserved bits, with the real logic existing in data array 2.
36 *
37 * The downside to this is that we can no longer fit everything in to a 32-bit
38 * PTE encoding, so a 64-bit pte_t is necessary for these parts. On the plus
39 * side, this gives us quite a few spare bits to play with for future usage.
40 */
41/* Legacy and compat mode bits */
42#define _PAGE_WT 0x001 /* WT-bit on SH-4, 0 on SH-3 */
43#define _PAGE_HW_SHARED 0x002 /* SH-bit : shared among processes */
44#define _PAGE_DIRTY 0x004 /* D-bit : page changed */
45#define _PAGE_CACHABLE 0x008 /* C-bit : cachable */
46#define _PAGE_SZ0 0x010 /* SZ0-bit : Size of page */
47#define _PAGE_RW 0x020 /* PR0-bit : write access allowed */
48#define _PAGE_USER 0x040 /* PR1-bit : user space access allowed*/
49#define _PAGE_SZ1 0x080 /* SZ1-bit : Size of page (on SH-4) */
50#define _PAGE_PRESENT 0x100 /* V-bit : page is valid */
51#define _PAGE_PROTNONE 0x200 /* software: if not present */
52#define _PAGE_ACCESSED 0x400 /* software: page referenced */
53#define _PAGE_FILE _PAGE_WT /* software: pagecache or swap? */
54
55#define _PAGE_SZ_MASK (_PAGE_SZ0 | _PAGE_SZ1)
56#define _PAGE_PR_MASK (_PAGE_RW | _PAGE_USER)
57
58/* Extended mode bits */
59#define _PAGE_EXT_ESZ0 0x0010 /* ESZ0-bit: Size of page */
60#define _PAGE_EXT_ESZ1 0x0020 /* ESZ1-bit: Size of page */
61#define _PAGE_EXT_ESZ2 0x0040 /* ESZ2-bit: Size of page */
62#define _PAGE_EXT_ESZ3 0x0080 /* ESZ3-bit: Size of page */
63
64#define _PAGE_EXT_USER_EXEC 0x0100 /* EPR0-bit: User space executable */
65#define _PAGE_EXT_USER_WRITE 0x0200 /* EPR1-bit: User space writable */
66#define _PAGE_EXT_USER_READ 0x0400 /* EPR2-bit: User space readable */
67
68#define _PAGE_EXT_KERN_EXEC 0x0800 /* EPR3-bit: Kernel space executable */
69#define _PAGE_EXT_KERN_WRITE 0x1000 /* EPR4-bit: Kernel space writable */
70#define _PAGE_EXT_KERN_READ 0x2000 /* EPR5-bit: Kernel space readable */
71
72/* Wrapper for extended mode pgprot twiddling */
73#define _PAGE_EXT(x) ((unsigned long long)(x) << 32)
74
75/* software: moves to PTEA.TC (Timing Control) */
76#define _PAGE_PCC_AREA5 0x00000000 /* use BSC registers for area5 */
77#define _PAGE_PCC_AREA6 0x80000000 /* use BSC registers for area6 */
78
79/* software: moves to PTEA.SA[2:0] (Space Attributes) */
80#define _PAGE_PCC_IODYN 0x00000001 /* IO space, dynamically sized bus */
81#define _PAGE_PCC_IO8 0x20000000 /* IO space, 8 bit bus */
82#define _PAGE_PCC_IO16 0x20000001 /* IO space, 16 bit bus */
83#define _PAGE_PCC_COM8 0x40000000 /* Common Memory space, 8 bit bus */
84#define _PAGE_PCC_COM16 0x40000001 /* Common Memory space, 16 bit bus */
85#define _PAGE_PCC_ATR8 0x60000000 /* Attribute Memory space, 8 bit bus */
86#define _PAGE_PCC_ATR16 0x60000001 /* Attribute Memory space, 6 bit bus */
87
88/* Mask which drops unused bits from the PTEL value */
89#if defined(CONFIG_CPU_SH3)
90#define _PAGE_CLEAR_FLAGS (_PAGE_PROTNONE | _PAGE_ACCESSED| \
91 _PAGE_FILE | _PAGE_SZ1 | \
92 _PAGE_HW_SHARED)
93#elif defined(CONFIG_X2TLB)
94/* Get rid of the legacy PR/SZ bits when using extended mode */
95#define _PAGE_CLEAR_FLAGS (_PAGE_PROTNONE | _PAGE_ACCESSED | \
96 _PAGE_FILE | _PAGE_PR_MASK | _PAGE_SZ_MASK)
97#else
98#define _PAGE_CLEAR_FLAGS (_PAGE_PROTNONE | _PAGE_ACCESSED | _PAGE_FILE)
99#endif
100
Stuart Menefyd02b08f2007-11-30 17:52:53 +0900101#define _PAGE_FLAGS_HARDWARE_MASK (PHYS_ADDR_MASK & ~(_PAGE_CLEAR_FLAGS))
Paul Mundt249cfea2007-11-19 18:26:19 +0900102
103/* Hardware flags, page size encoding */
104#if defined(CONFIG_X2TLB)
105# if defined(CONFIG_PAGE_SIZE_4KB)
106# define _PAGE_FLAGS_HARD _PAGE_EXT(_PAGE_EXT_ESZ0)
107# elif defined(CONFIG_PAGE_SIZE_8KB)
108# define _PAGE_FLAGS_HARD _PAGE_EXT(_PAGE_EXT_ESZ1)
109# elif defined(CONFIG_PAGE_SIZE_64KB)
110# define _PAGE_FLAGS_HARD _PAGE_EXT(_PAGE_EXT_ESZ2)
111# endif
112#else
113# if defined(CONFIG_PAGE_SIZE_4KB)
114# define _PAGE_FLAGS_HARD _PAGE_SZ0
115# elif defined(CONFIG_PAGE_SIZE_64KB)
116# define _PAGE_FLAGS_HARD _PAGE_SZ1
117# endif
118#endif
119
120#if defined(CONFIG_X2TLB)
121# if defined(CONFIG_HUGETLB_PAGE_SIZE_64K)
122# define _PAGE_SZHUGE (_PAGE_EXT_ESZ2)
123# elif defined(CONFIG_HUGETLB_PAGE_SIZE_256K)
124# define _PAGE_SZHUGE (_PAGE_EXT_ESZ0 | _PAGE_EXT_ESZ2)
125# elif defined(CONFIG_HUGETLB_PAGE_SIZE_1MB)
126# define _PAGE_SZHUGE (_PAGE_EXT_ESZ0 | _PAGE_EXT_ESZ1 | _PAGE_EXT_ESZ2)
127# elif defined(CONFIG_HUGETLB_PAGE_SIZE_4MB)
128# define _PAGE_SZHUGE (_PAGE_EXT_ESZ3)
129# elif defined(CONFIG_HUGETLB_PAGE_SIZE_64MB)
130# define _PAGE_SZHUGE (_PAGE_EXT_ESZ2 | _PAGE_EXT_ESZ3)
131# endif
132#else
133# if defined(CONFIG_HUGETLB_PAGE_SIZE_64K)
134# define _PAGE_SZHUGE (_PAGE_SZ1)
135# elif defined(CONFIG_HUGETLB_PAGE_SIZE_1MB)
136# define _PAGE_SZHUGE (_PAGE_SZ0 | _PAGE_SZ1)
137# endif
138#endif
139
140/*
141 * Stub out _PAGE_SZHUGE if we don't have a good definition for it,
142 * to make pte_mkhuge() happy.
143 */
144#ifndef _PAGE_SZHUGE
145# define _PAGE_SZHUGE (_PAGE_FLAGS_HARD)
146#endif
147
148#define _PAGE_CHG_MASK \
149 (PTE_MASK | _PAGE_ACCESSED | _PAGE_CACHABLE | _PAGE_DIRTY)
150
151#ifndef __ASSEMBLY__
152
153#if defined(CONFIG_X2TLB) /* SH-X2 TLB */
154#define PAGE_NONE __pgprot(_PAGE_PROTNONE | _PAGE_CACHABLE | \
155 _PAGE_ACCESSED | _PAGE_FLAGS_HARD)
156
157#define PAGE_SHARED __pgprot(_PAGE_PRESENT | _PAGE_ACCESSED | \
158 _PAGE_CACHABLE | _PAGE_FLAGS_HARD | \
159 _PAGE_EXT(_PAGE_EXT_KERN_READ | \
160 _PAGE_EXT_KERN_WRITE | \
161 _PAGE_EXT_USER_READ | \
162 _PAGE_EXT_USER_WRITE))
163
164#define PAGE_EXECREAD __pgprot(_PAGE_PRESENT | _PAGE_ACCESSED | \
165 _PAGE_CACHABLE | _PAGE_FLAGS_HARD | \
166 _PAGE_EXT(_PAGE_EXT_KERN_EXEC | \
167 _PAGE_EXT_KERN_READ | \
168 _PAGE_EXT_USER_EXEC | \
169 _PAGE_EXT_USER_READ))
170
171#define PAGE_COPY PAGE_EXECREAD
172
173#define PAGE_READONLY __pgprot(_PAGE_PRESENT | _PAGE_ACCESSED | \
174 _PAGE_CACHABLE | _PAGE_FLAGS_HARD | \
175 _PAGE_EXT(_PAGE_EXT_KERN_READ | \
176 _PAGE_EXT_USER_READ))
177
178#define PAGE_WRITEONLY __pgprot(_PAGE_PRESENT | _PAGE_ACCESSED | \
179 _PAGE_CACHABLE | _PAGE_FLAGS_HARD | \
180 _PAGE_EXT(_PAGE_EXT_KERN_WRITE | \
181 _PAGE_EXT_USER_WRITE))
182
183#define PAGE_RWX __pgprot(_PAGE_PRESENT | _PAGE_ACCESSED | \
184 _PAGE_CACHABLE | _PAGE_FLAGS_HARD | \
185 _PAGE_EXT(_PAGE_EXT_KERN_WRITE | \
186 _PAGE_EXT_KERN_READ | \
187 _PAGE_EXT_KERN_EXEC | \
188 _PAGE_EXT_USER_WRITE | \
189 _PAGE_EXT_USER_READ | \
190 _PAGE_EXT_USER_EXEC))
191
192#define PAGE_KERNEL __pgprot(_PAGE_PRESENT | _PAGE_CACHABLE | \
193 _PAGE_DIRTY | _PAGE_ACCESSED | \
194 _PAGE_HW_SHARED | _PAGE_FLAGS_HARD | \
195 _PAGE_EXT(_PAGE_EXT_KERN_READ | \
196 _PAGE_EXT_KERN_WRITE | \
197 _PAGE_EXT_KERN_EXEC))
198
199#define PAGE_KERNEL_NOCACHE \
200 __pgprot(_PAGE_PRESENT | _PAGE_DIRTY | \
201 _PAGE_ACCESSED | _PAGE_HW_SHARED | \
202 _PAGE_FLAGS_HARD | \
203 _PAGE_EXT(_PAGE_EXT_KERN_READ | \
204 _PAGE_EXT_KERN_WRITE | \
205 _PAGE_EXT_KERN_EXEC))
206
207#define PAGE_KERNEL_RO __pgprot(_PAGE_PRESENT | _PAGE_CACHABLE | \
208 _PAGE_DIRTY | _PAGE_ACCESSED | \
209 _PAGE_HW_SHARED | _PAGE_FLAGS_HARD | \
210 _PAGE_EXT(_PAGE_EXT_KERN_READ | \
211 _PAGE_EXT_KERN_EXEC))
212
213#define PAGE_KERNEL_PCC(slot, type) \
214 __pgprot(_PAGE_PRESENT | _PAGE_DIRTY | \
215 _PAGE_ACCESSED | _PAGE_FLAGS_HARD | \
216 _PAGE_EXT(_PAGE_EXT_KERN_READ | \
217 _PAGE_EXT_KERN_WRITE | \
218 _PAGE_EXT_KERN_EXEC) \
219 (slot ? _PAGE_PCC_AREA5 : _PAGE_PCC_AREA6) | \
220 (type))
221
222#elif defined(CONFIG_MMU) /* SH-X TLB */
223#define PAGE_NONE __pgprot(_PAGE_PROTNONE | _PAGE_CACHABLE | \
224 _PAGE_ACCESSED | _PAGE_FLAGS_HARD)
225
226#define PAGE_SHARED __pgprot(_PAGE_PRESENT | _PAGE_RW | _PAGE_USER | \
227 _PAGE_CACHABLE | _PAGE_ACCESSED | \
228 _PAGE_FLAGS_HARD)
229
230#define PAGE_COPY __pgprot(_PAGE_PRESENT | _PAGE_USER | _PAGE_CACHABLE | \
231 _PAGE_ACCESSED | _PAGE_FLAGS_HARD)
232
233#define PAGE_READONLY __pgprot(_PAGE_PRESENT | _PAGE_USER | _PAGE_CACHABLE | \
234 _PAGE_ACCESSED | _PAGE_FLAGS_HARD)
235
236#define PAGE_EXECREAD PAGE_READONLY
237#define PAGE_RWX PAGE_SHARED
238#define PAGE_WRITEONLY PAGE_SHARED
239
240#define PAGE_KERNEL __pgprot(_PAGE_PRESENT | _PAGE_RW | _PAGE_CACHABLE | \
241 _PAGE_DIRTY | _PAGE_ACCESSED | \
242 _PAGE_HW_SHARED | _PAGE_FLAGS_HARD)
243
244#define PAGE_KERNEL_NOCACHE \
245 __pgprot(_PAGE_PRESENT | _PAGE_RW | _PAGE_DIRTY | \
246 _PAGE_ACCESSED | _PAGE_HW_SHARED | \
247 _PAGE_FLAGS_HARD)
248
249#define PAGE_KERNEL_RO __pgprot(_PAGE_PRESENT | _PAGE_CACHABLE | \
250 _PAGE_DIRTY | _PAGE_ACCESSED | \
251 _PAGE_HW_SHARED | _PAGE_FLAGS_HARD)
252
253#define PAGE_KERNEL_PCC(slot, type) \
254 __pgprot(_PAGE_PRESENT | _PAGE_RW | _PAGE_DIRTY | \
255 _PAGE_ACCESSED | _PAGE_FLAGS_HARD | \
256 (slot ? _PAGE_PCC_AREA5 : _PAGE_PCC_AREA6) | \
257 (type))
258#else /* no mmu */
259#define PAGE_NONE __pgprot(0)
260#define PAGE_SHARED __pgprot(0)
261#define PAGE_COPY __pgprot(0)
262#define PAGE_EXECREAD __pgprot(0)
263#define PAGE_RWX __pgprot(0)
264#define PAGE_READONLY __pgprot(0)
265#define PAGE_WRITEONLY __pgprot(0)
266#define PAGE_KERNEL __pgprot(0)
267#define PAGE_KERNEL_NOCACHE __pgprot(0)
268#define PAGE_KERNEL_RO __pgprot(0)
269
270#define PAGE_KERNEL_PCC(slot, type) \
271 __pgprot(0)
272#endif
273
274#endif /* __ASSEMBLY__ */
275
276#ifndef __ASSEMBLY__
277
278/*
279 * Certain architectures need to do special things when PTEs
280 * within a page table are directly modified. Thus, the following
281 * hook is made available.
282 */
283#ifdef CONFIG_X2TLB
284static inline void set_pte(pte_t *ptep, pte_t pte)
285{
286 ptep->pte_high = pte.pte_high;
287 smp_wmb();
288 ptep->pte_low = pte.pte_low;
289}
290#else
291#define set_pte(pteptr, pteval) (*(pteptr) = pteval)
292#endif
293
294#define set_pte_at(mm,addr,ptep,pteval) set_pte(ptep,pteval)
295
296/*
297 * (pmds are folded into pgds so this doesn't get actually called,
298 * but the define is needed for a generic inline function.)
299 */
300#define set_pmd(pmdptr, pmdval) (*(pmdptr) = pmdval)
301
302#define pfn_pte(pfn, prot) \
303 __pte(((unsigned long long)(pfn) << PAGE_SHIFT) | pgprot_val(prot))
304#define pfn_pmd(pfn, prot) \
305 __pmd(((unsigned long long)(pfn) << PAGE_SHIFT) | pgprot_val(prot))
306
307#define pte_none(x) (!pte_val(x))
308#define pte_present(x) ((x).pte_low & (_PAGE_PRESENT | _PAGE_PROTNONE))
309
310#define pte_clear(mm,addr,xp) do { set_pte_at(mm, addr, xp, __pte(0)); } while (0)
311
312#define pmd_none(x) (!pmd_val(x))
313#define pmd_present(x) (pmd_val(x))
314#define pmd_clear(xp) do { set_pmd(xp, __pmd(0)); } while (0)
315#define pmd_bad(x) (pmd_val(x) & ~PAGE_MASK)
316
317#define pages_to_mb(x) ((x) >> (20-PAGE_SHIFT))
318#define pte_page(x) pfn_to_page(pte_pfn(x))
319
320/*
321 * The following only work if pte_present() is true.
322 * Undefined behaviour if not..
323 */
324#define pte_not_present(pte) (!((pte).pte_low & _PAGE_PRESENT))
325#define pte_dirty(pte) ((pte).pte_low & _PAGE_DIRTY)
326#define pte_young(pte) ((pte).pte_low & _PAGE_ACCESSED)
327#define pte_file(pte) ((pte).pte_low & _PAGE_FILE)
328
329#ifdef CONFIG_X2TLB
330#define pte_write(pte) ((pte).pte_high & _PAGE_EXT_USER_WRITE)
331#else
332#define pte_write(pte) ((pte).pte_low & _PAGE_RW)
333#endif
334
335#define PTE_BIT_FUNC(h,fn,op) \
336static inline pte_t pte_##fn(pte_t pte) { pte.pte_##h op; return pte; }
337
338#ifdef CONFIG_X2TLB
339/*
340 * We cheat a bit in the SH-X2 TLB case. As the permission bits are
341 * individually toggled (and user permissions are entirely decoupled from
342 * kernel permissions), we attempt to couple them a bit more sanely here.
343 */
344PTE_BIT_FUNC(high, wrprotect, &= ~_PAGE_EXT_USER_WRITE);
345PTE_BIT_FUNC(high, mkwrite, |= _PAGE_EXT_USER_WRITE | _PAGE_EXT_KERN_WRITE);
346PTE_BIT_FUNC(high, mkhuge, |= _PAGE_SZHUGE);
347#else
348PTE_BIT_FUNC(low, wrprotect, &= ~_PAGE_RW);
349PTE_BIT_FUNC(low, mkwrite, |= _PAGE_RW);
350PTE_BIT_FUNC(low, mkhuge, |= _PAGE_SZHUGE);
351#endif
352
353PTE_BIT_FUNC(low, mkclean, &= ~_PAGE_DIRTY);
354PTE_BIT_FUNC(low, mkdirty, |= _PAGE_DIRTY);
355PTE_BIT_FUNC(low, mkold, &= ~_PAGE_ACCESSED);
356PTE_BIT_FUNC(low, mkyoung, |= _PAGE_ACCESSED);
357
358/*
359 * Macro and implementation to make a page protection as uncachable.
360 */
361#define pgprot_writecombine(prot) \
362 __pgprot(pgprot_val(prot) & ~_PAGE_CACHABLE)
363
364#define pgprot_noncached pgprot_writecombine
365
366/*
367 * Conversion functions: convert a page and protection to a page entry,
368 * and a page entry and page directory to the page they refer to.
369 *
370 * extern pte_t mk_pte(struct page *page, pgprot_t pgprot)
371 */
372#define mk_pte(page, pgprot) pfn_pte(page_to_pfn(page), (pgprot))
373
374static inline pte_t pte_modify(pte_t pte, pgprot_t newprot)
375{
376 pte.pte_low &= _PAGE_CHG_MASK;
377 pte.pte_low |= pgprot_val(newprot);
378
379#ifdef CONFIG_X2TLB
380 pte.pte_high |= pgprot_val(newprot) >> 32;
381#endif
382
383 return pte;
384}
385
386#define pmd_page_vaddr(pmd) ((unsigned long)pmd_val(pmd))
387#define pmd_page(pmd) (virt_to_page(pmd_val(pmd)))
388
389/* to find an entry in a page-table-directory. */
390#define pgd_index(address) (((address) >> PGDIR_SHIFT) & (PTRS_PER_PGD-1))
391#define pgd_offset(mm, address) ((mm)->pgd+pgd_index(address))
392
393/* to find an entry in a kernel page-table-directory */
394#define pgd_offset_k(address) pgd_offset(&init_mm, address)
395
396/* Find an entry in the third-level page table.. */
397#define pte_index(address) ((address >> PAGE_SHIFT) & (PTRS_PER_PTE - 1))
398#define pte_offset_kernel(dir, address) \
399 ((pte_t *) pmd_page_vaddr(*(dir)) + pte_index(address))
400#define pte_offset_map(dir, address) pte_offset_kernel(dir, address)
401#define pte_offset_map_nested(dir, address) pte_offset_kernel(dir, address)
402
403#define pte_unmap(pte) do { } while (0)
404#define pte_unmap_nested(pte) do { } while (0)
405
406#ifdef CONFIG_X2TLB
407#define pte_ERROR(e) \
408 printk("%s:%d: bad pte %p(%08lx%08lx).\n", __FILE__, __LINE__, \
409 &(e), (e).pte_high, (e).pte_low)
410#define pgd_ERROR(e) \
411 printk("%s:%d: bad pgd %016llx.\n", __FILE__, __LINE__, pgd_val(e))
412#else
413#define pte_ERROR(e) \
414 printk("%s:%d: bad pte %08lx.\n", __FILE__, __LINE__, pte_val(e))
415#define pgd_ERROR(e) \
416 printk("%s:%d: bad pgd %08lx.\n", __FILE__, __LINE__, pgd_val(e))
417#endif
418
419/*
420 * Encode and de-code a swap entry
421 *
422 * Constraints:
423 * _PAGE_FILE at bit 0
424 * _PAGE_PRESENT at bit 8
425 * _PAGE_PROTNONE at bit 9
426 *
427 * For the normal case, we encode the swap type into bits 0:7 and the
428 * swap offset into bits 10:30. For the 64-bit PTE case, we keep the
429 * preserved bits in the low 32-bits and use the upper 32 as the swap
430 * offset (along with a 5-bit type), following the same approach as x86
431 * PAE. This keeps the logic quite simple, and allows for a full 32
432 * PTE_FILE_MAX_BITS, as opposed to the 29-bits we're constrained with
433 * in the pte_low case.
434 *
435 * As is evident by the Alpha code, if we ever get a 64-bit unsigned
436 * long (swp_entry_t) to match up with the 64-bit PTEs, this all becomes
437 * much cleaner..
438 *
439 * NOTE: We should set ZEROs at the position of _PAGE_PRESENT
440 * and _PAGE_PROTNONE bits
441 */
442#ifdef CONFIG_X2TLB
443#define __swp_type(x) ((x).val & 0x1f)
444#define __swp_offset(x) ((x).val >> 5)
445#define __swp_entry(type, offset) ((swp_entry_t){ (type) | (offset) << 5})
446#define __pte_to_swp_entry(pte) ((swp_entry_t){ (pte).pte_high })
447#define __swp_entry_to_pte(x) ((pte_t){ 0, (x).val })
448
449/*
450 * Encode and decode a nonlinear file mapping entry
451 */
452#define pte_to_pgoff(pte) ((pte).pte_high)
453#define pgoff_to_pte(off) ((pte_t) { _PAGE_FILE, (off) })
454
455#define PTE_FILE_MAX_BITS 32
456#else
457#define __swp_type(x) ((x).val & 0xff)
458#define __swp_offset(x) ((x).val >> 10)
459#define __swp_entry(type, offset) ((swp_entry_t){(type) | (offset) <<10})
460
461#define __pte_to_swp_entry(pte) ((swp_entry_t) { pte_val(pte) >> 1 })
462#define __swp_entry_to_pte(x) ((pte_t) { (x).val << 1 })
463
464/*
465 * Encode and decode a nonlinear file mapping entry
466 */
467#define PTE_FILE_MAX_BITS 29
468#define pte_to_pgoff(pte) (pte_val(pte) >> 1)
469#define pgoff_to_pte(off) ((pte_t) { ((off) << 1) | _PAGE_FILE })
470#endif
471
472#endif /* __ASSEMBLY__ */
473#endif /* __ASM_SH_PGTABLE_32_H */