Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm-4.9 / 463c30b3f987b9933a705227964847b49d4d7b32 / drivers / clk / clk-vt8500.c
  1. f44089a ARM: vt8500: prepare for arch-wide .init_time callback by Sebastian Hesselbarth · 11 years ago
  2. f9e4a18 clk: vt8500: parse pmc_base from clock driver by Sebastian Hesselbarth · 11 years ago
  3. 92295f6 Merge tag 'clk-for-linus-3.11' of git://git.linaro.org/people/mturquette/linux by Linus Torvalds · 11 years ago
  4. 419e321 clk: vt8500: Fix unbalanced spinlock in vt8500_dclk_set_rate() by Tony Prisk · 11 years ago
  5. 65f2c58 clk: vt8500: Remove unnecessary divisor adjustment in vtwm_dclk_set_rate() by Tony Prisk · 12 years ago
  6. 518d470 clk: vt8500: Add support for clocks on the WM8850 SoCs by Tony Prisk · 12 years ago
  7. 362ed48 Merge tag 'clk-for-linus-3.10' of git://git.linaro.org/people/mturquette/linux by Linus Torvalds · 12 years ago
  8. bdca21e clk: vt8500: Missing breaks in vtwm_pll_round_rate/_set_rate. by Tony Prisk · 12 years ago
  9. d6d1053 clk: vt8500: Fix "fix device clock divisor calculations" by Arnd Bergmann · 12 years ago
  10. 5b6e0ad clk: vt8500: Use common of_clk_init() function by Prashant Gaikwad · 12 years ago
  11. abb165a clk: vt8500: Add support for WM8750/WM8850 PLL clocks by Tony Prisk · 12 years ago
  12. 58eb5a6 clk: vt8500: Fix division-by-0 when requested rate=0 by Tony Prisk · 12 years ago
  13. 7248001 clk: vt8500: Fix device clock divisor calculations by Tony Prisk · 12 years ago
  14. 35a5db5 clk: vt8500: Fix error in PLL calculations on non-exact match. by Tony Prisk · 12 years ago
  15. 973e1d1 CLK: vt8500: Fix SDMMC clk special cases by Tony Prisk · 12 years ago
  16. 85814d6 arm: vt8500: clk: Add Common Clock Framework support by Tony Prisk · 12 years ago