Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm-4.9 / 49b424fedaf88d0fa9913082b8c1ccd012a8a972 / arch / xtensa / include / asm / regs.h
  1. 99d5040 xtensa: keep a3 and excsave1 on entry to exception handlers by Max Filippov · 11 years ago
  2. 2d1c645 xtensa: dispatch medium-priority interrupts by Marc Gauthier · 12 years ago
  3. c4c4594 xtensa: clean up files to make them code-style compliant by Chris Zankel · 12 years ago
  4. 0027312 xtensa: add s32c1i sanity check by Max Filippov · 12 years ago
  5. bc5378f xtensa: reorganize SR referencing by Max Filippov · 12 years ago
  6. eb9a63a xtensa: rename MISC SR definition to avoid name clashes by Max Filippov · 12 years ago
  7. 367b811 xtensa: move headers files to arch/xtensa/include by Chris Zankel · 16 years ago[Renamed from include/asm-xtensa/regs.h]
  8. c658eac [XTENSA] Add support for configurable registers and coprocessors by Chris Zankel · 16 years ago
  9. 173d6681 [PATCH] xtensa: remove extra header files by Chris Zankel · 18 years ago