Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm-4.9 / 56c0a94bec625c48fd57e36e4cb693cb684ed76c / drivers / clk / tegra / clk.h
  1. 15d68e8 clk: tegra: Initialize UTMI PLL when enabling PLLU by Andrew Bresticker · 8 years ago
  2. 926655f clk: tegra: Fix pllre Tegra210 and add pll_re_out1 by Rhyland Klein · 9 years ago
  3. 1ec7032 clk: tegra: Add fixed factor peripheral clock type by Thierry Reding · 9 years ago
  4. 7e14f22 clk: tegra: Constify peripheral clock registers by Thierry Reding · 9 years ago
  5. 6b301a0 clk: tegra: Add support for Tegra210 clocks by Rhyland Klein · 9 years ago
  6. 139fd30 clk: tegra: Add Super Gen5 Logic by Bill Huang · 9 years ago
  7. 0ef9db6 clk: tegra: pll: Add logic for SS by Bill Huang · 9 years ago
  8. 17e9273 clk: tegra: pll: Add dyn_ramp callback by Rhyland Klein · 9 years ago
  9. b985114 clk: tegra: pll: Add Set_default logic by Bill Huang · 9 years ago
  10. b5512b4 clk: tegra: pll: Adjust vco_min if SDM present by Bill Huang · 9 years ago
  11. 6929715 clk: tegra: pll: Add support for PLLMB for Tegra210 by Rhyland Klein · 9 years ago
  12. dd322f0 clk: tegra: pll: Add specialized logic for Tegra210 by Rhyland Klein · 9 years ago
  13. fde207e clk: tegra: pll: Add code to handle if resets are supported by PLL by Bill Huang · 9 years ago
  14. 407254d clk: tegra: pll: Add logic for out-of-table rates for T210 by Rhyland Klein · 9 years ago
  15. d907f4b clk: tegra: pll: Add logic for handling SDM data by Rhyland Klein · 9 years ago
  16. 56fd27b clk: tegra: pll: Change misc_reg count from 3 to 6 by Bill Huang · 9 years ago
  17. 6583a63 clk: tegra: pll: Add tegra_pll_wait_for_lock to clk header by Rhyland Klein · 9 years ago
  18. 385f9ad clk: tegra: Constify pdiv-to-hw mappings by Thierry Reding · 9 years ago
  19. 88d909b clk: tegra: Modify tegra_audio_clk_init to accept more plls by Rhyland Klein · 9 years ago
  20. db592c4 clk: tegra: Update struct tegra_clk_pll_params kerneldoc by Thierry Reding · 9 years ago
  21. fdc1fea clk: tegra: Fix comments for structure definitions by Rhyland Klein · 9 years ago
  22. 66b6f3d clk: tegra: Introduce ability for SoC-specific reset control callbacks by Mikko Perttunen · 9 years ago
  23. 31b52ba clk: tegra: EMC clock driver depends on EMC driver by Thierry Reding · 9 years ago
  24. 2db04f1 clk: tegra: Add EMC clock driver by Mikko Perttunen · 10 years ago
  25. 63cc5a4 clk: tegra: Model oscillator as clock by Thierry Reding · 9 years ago
  26. 8106462 clk: tegra: Fix typo tabel -> table by Thierry Reding · 10 years ago
  27. 4f4f85f clk: tegra: Implement memory-controller clock by Thierry Reding · 10 years ago
  28. 2ae7752 clk: tegra: remove legacy reset APIs by Stephen Warren · 11 years ago
  29. 6d5b988 clk: tegra: implement a reset driver by Stephen Warren · 11 years ago
  30. b29f9e9 clk: tegra: add TEGRA_PERIPH_NO_GATE by Peter De Schrijver · 11 years ago
  31. bc44275 clk: tegra: add locking to periph clks by Peter De Schrijver · 11 years ago
  32. 798e910 clk: tegra: Add support for PLLSS by Peter De Schrijver · 11 years ago
  33. a7c8485 clk: tegra: introduce common gen4 super clock by Peter De Schrijver · 11 years ago
  34. de4f30f clk: tegra: move PMC, fixed clocks to common files by Peter De Schrijver · 11 years ago
  35. 76ebc13 clk: tegra: move periph clocks to common file by Peter De Schrijver · 11 years ago
  36. 6609dbe clk: tegra: move audio clk to common file by Peter De Schrijver · 11 years ago
  37. 73d37e4 clk: tegra: add clkdev registration infra by Peter De Schrijver · 11 years ago
  38. b8700d5 clk: tegra: add common infra for DT clocks by Peter De Schrijver · 11 years ago
  39. ebe142b clk: tegra: move fields to tegra_clk_pll_params by Peter De Schrijver · 11 years ago
  40. 5bb9d26 clk: tegra: Add TEGRA_PERIPH_NO_DIV flag by Peter De Schrijver · 11 years ago
  41. 343a607 clk: tegra: common periph_clk_enb_refcnt and clks by Peter De Schrijver · 11 years ago
  42. d5ff89a clk: tegra: simplify periph clock data by Peter De Schrijver · 11 years ago
  43. 1c472d8 clk: tegra: T114: add DFLL DVCO reset control by Paul Walmsley · 11 years ago
  44. 25c9ded clk: tegra: T114: add FCPU clock shaper programming, needed by the DFLL by Paul Walmsley · 11 years ago
  45. 7b781c7 clk: tegra: Add fields for override bits by Peter De Schrijver · 11 years ago
  46. aa6fefd clk: tegra: allow PLL m,n,p init from SoC files by Peter De Schrijver · 11 years ago
  47. 061cec9 clk: tegra: Use common of_clk_init function by Prashant Gaikwad · 11 years ago
  48. 27aa99d clk: tegra: devicetree match for nvidia,tegra114-car by Peter De Schrijver · 11 years ago
  49. fdcccbd clk: tegra: Workaround for Tegra114 MSENC problem by Peter De Schrijver · 11 years ago
  50. a26a029 clk: tegra: Add flags to tegra_clk_periph() by Peter De Schrijver · 11 years ago
  51. c1d1939 clk: tegra: Add new fields and PLL types for Tegra114 by Peter De Schrijver · 11 years ago
  52. 3e72771 clk: tegra: move from a lock bit idx to a lock mask by Peter De Schrijver · 11 years ago
  53. 0b6525a clk: tegra: Add PLL post divider table by Peter De Schrijver · 11 years ago
  54. 7ba2881 clk: tegra: introduce TEGRA_PLL_HAS_LOCK_ENABLE by Peter De Schrijver · 11 years ago
  55. dd93587 clk: tegra: Add TEGRA_PLL_BYPASS flag by Peter De Schrijver · 11 years ago
  56. dba4072 clk: tegra: Refactor PLL programming code by Peter De Schrijver · 11 years ago
  57. 441f199 clk: tegra: defer application of init table by Stephen Warren · 11 years ago
  58. ce4f331 clk: add table lookup to mux by Peter De Schrijver · 12 years ago
  59. b08e8c0 clk: tegra: add clock support for Tegra30 by Prashant Gaikwad · 12 years ago
  60. 37c26a9 clk: tegra: add clock support for Tegra20 by Prashant Gaikwad · 12 years ago
  61. 8f8f484 clk: tegra: add Tegra specific clocks by Prashant Gaikwad · 12 years ago