Gitiles
Code Review
Sign In
gerrit-public.fairphone.software
/
kernel
/
msm-4.9
/
a66993e05b6af0d981ba2cc9a529df63151942b5
/
Documentation
/
devicetree
/
bindings
/
clock
/
sunxi.txt
9c8176b
clk: sunxi: Add sun8i MBUS clock support
by Chen-Yu Tsai
· 10 years ago
37e1041
clk: sunxi: mod0: Introduce MMC proper phase handling
by Maxime Ripard
· 10 years ago
03e29bb
clk: sunxi: Introduce mbus compatible
by Maxime Ripard
· 10 years ago
6c1d66f
clk: sunxi: sun6i-a31-apb0-gates: Add A23 APB0 support
by Chen-Yu Tsai
· 10 years ago
57a1fbf2
clk: sunxi: Add A23 APB0 divider clock support
by Chen-Yu Tsai
· 10 years ago
515c1a4
clk: sunxi: Add A23 clocks support
by Chen-Yu Tsai
· 11 years ago
5c89a8b
clk: sunxi: document PRCM clock compatible strings
by Boris BREZILLON
· 11 years ago
6d1d14d
clk: sunxi: document new A31 USB clock compatible
by Emilio López
· 11 years ago
fd1b22f
clk: sunxi: Add new clock compatibles
by Maxime Ripard
· 11 years ago
e4c6d6c
clk: sunxi: Add Allwinner A20/A31 GMAC clock unit
by Chen-Yu Tsai
· 11 years ago
92ef67c
clk: sunxi: Add support for PLL6 on the A31
by Maxime Ripard
· 11 years ago
5abdbf2
clk: sunxi: Add USB clock register defintions
by Roman Byshko
· 11 years ago
373d4e6
clk: sunxi: update clock-output-names dt binding documentation
by Chen-Yu Tsai
· 11 years ago
6f86341
clk: sunxi: Allwinner A20 output clock support
by Chen-Yu Tsai
· 11 years ago
7551769
clk: sunxi: mod0 support
by Emilio López
· 11 years ago
d584c13
clk: sunxi: add PLL5 and PLL6 support
by Emilio López
· 11 years ago
d838ff3
clk: sunxi: add gating support to PLL1
by Emilio López
· 11 years ago
fc42ef5
Documentation: dt: Remove clock gates IDs list for Allwinner SoCs
by Maxime Ripard
· 11 years ago
1fb2e4a
clk: sunxi: Add Allwinner A20 gates
by Maxime Ripard
· 11 years ago
6a721db
clk: sunxi: Add A31 clocks support
by Maxime Ripard
· 11 years ago
2371dd8
clk: sunxi: Add A10s gates
by Maxime Ripard
· 11 years ago
4f985b4
clk: sun5i: Add compatibles for Allwinner A13
by Maxime Ripard
· 12 years ago
13569a7
clk: sunxi: Add support for AXI, AHB, APB0 and APB1 gates
by Emilio López
· 12 years ago
e327699
clk: sunxi: rename compatible strings
by Emilio López
· 12 years ago
e874a66
clk: arm: sunxi: Add a new clock driver for sunxi SOCs
by Emilio López
· 12 years ago