Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm-4.9 / a7249efc27f6d5b57926329d942adb59e6b0d660 / drivers / clk / rockchip / clk-rk3228.c
  1. 6e3732a clk: rockchip: export rk3228 MAC clocks by Xing Zheng · 8 years ago
  2. 09f6842 clk: rockchip: rename rk3228 sclk_macphy_50m to sclk_mac_extclk by Xing Zheng · 8 years ago
  3. a45c072 clk: rockchip: export rk3228 audio clocks by Xing Zheng · 8 years ago
  4. cb87df5 clk: rockchip: include rk3228 downstream muxes into fractional dividers by Xing Zheng · 8 years ago
  5. 67de790 clk: rockchip: fix incorrect rk3228 clock registers by Xing Zheng · 8 years ago
  6. 1d003eb clk: rockchip: release io resource when failing to init clk by Shawn Lin · 8 years ago
  7. ef1d9fe clk: rockchip: Add support for multiple clock providers by Xing Zheng · 8 years ago
  8. 268aeba clk: rockchip: allow varying mux parameters for cpuclk pll-sources by Xing Zheng · 8 years ago
  9. bdc7dee clk: rockchip: set the clock ids for RK3228 HDMI by Yakir Yang · 9 years ago
  10. 0a9d4ac clk: rockchip: set the clock ids for RK3228 VOP by Yakir Yang · 9 years ago
  11. a3cb9aa clk: rockchip: add the tsadc clocks found on rk3228 SoCs by Caesar Wang · 9 years ago
  12. 3671452 clk: rockchip: convert manually created factor clocks to the new type by Heiko Stuebner · 9 years ago
  13. bb07698 clk: rockchip: fix wrong mmc phase shift for rk3228 by Shawn Lin · 9 years ago
  14. dfff24b clk: rockchip: only enter pll slow-mode directly before reboots on rk3288 by Heiko Stuebner · 9 years ago
  15. 307a2e9 clk: rockchip: add clock controller for rk3228 by Jeffy Chen · 9 years ago