1. 88b4bd7 clk: tegra: cclk_lp has a pllx/2 divider by Andrew Bresticker · 11 years ago
  2. a7c8485 clk: tegra: introduce common gen4 super clock by Peter De Schrijver · 11 years ago