Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm-4.9 / refs/tags/FP3-REL-Q-3.A.0107 / arch / arm / mm / cache-l2x0.c
  1. b828f96 ARM: 8611/1: l2x0: add PMU support by Mark Rutland · 8 years ago
  2. 55604b7 ARM: 8593/1: cache-l2x0.c: Do not clear bit 23 in prefetch control register by Andrey Smirnov · 8 years ago
  3. fc14731 ARM: 8592/1: cache-l2x0.c: Replace magic numbers by Andrey Smirnov · 8 years ago
  4. 9eeb226 arm/l2c: Convert to hotplug state machine by Richard Cochran · 8 years ago
  5. 204932d ARM: 8569/1: pl2x0: Add OF control of cache power management by Brad Mouring · 8 years ago
  6. 36f46d6 ARM: 8482/1: l2x0: make it possible to disable outer sync from DT by Linus Walleij · 8 years ago
  7. b522842 ARM: 8448/1: add some L220 DT settings by Linus Walleij · 9 years ago
  8. eeedcea ARM: 8395/1: l2c: Add support for the "arm,shared-override" property by Geert Uytterhoeven · 9 years ago
  9. ec3bd0e ARM: 8391/1: l2c: add options to overwrite prefetching behavior by Hauke Mehrtens · 9 years ago
  10. 5b290ec ARM: l2c: avoid passing auxiliary control register through enable method by Russell King · 9 years ago
  11. e946a8c ARM: l2c: only unlock caches if NS_LOCKDOWN bit is set by Russell King · 9 years ago
  12. 50beefd ARM: l2c: clean up l2c_configure() by Russell King · 9 years ago
  13. 7705dd2 ARM: l2c: write auxiliary control register first by Russell King · 9 years ago
  14. d965b0f ARM: l2c: restore the behaviour documented above l2c_enable() by Russell King · 9 years ago
  15. c848791 Merge branches 'misc', 'vdso' and 'fixes' into for-next by Russell King · 9 years ago
  16. 5c95ed4 ARM: 8310/1: l2c: Fix prefetch settings dt parsing by Fabrice Gasnier · 9 years ago
  17. 1b4bd60 ARM: 8309/1: l2c: enforce use of cache-level property by Florian Fainelli · 9 years ago
  18. 42cf0f2 Merge branch 'for-linus' of git://ftp.arm.linux.org.uk/~rmk/linux-arm by Linus Torvalds · 9 years ago
  19. 1d88967 ARM: 8297/1: cache-l2x0: optimize aurora range operations by Arnd Bergmann · 9 years ago
  20. 20e783e ARM: 8296/1: cache-l2x0: clean up aurora cache handling by Arnd Bergmann · 9 years ago
  21. b69a780 ARM: cache-l2x0.c: Make it clear that cache-l2x0 handles L310 cache controller by Pavel Machek · 9 years ago
  22. f2c2273 ARM: l2c: fix comment by Geert Uytterhoeven · 10 years ago
  23. cf0681c ARM: 8262/1: l2c: Add support for overriding prefetch settings by Tomasz Figa · 9 years ago
  24. c6d1a2d ARM: 8260/1: l2c: Add interface to ask hypervisor to configure L2C by Tomasz Figa · 9 years ago
  25. 6b49241 ARM: 8259/1: l2c: Refactor the driver to use commit-like interface by Tomasz Figa · 9 years ago
  26. 0021824 ARM: 8258/1: l2c: use l2c_write_sec() for restoring latency and filter regs by Marek Szyprowski · 9 years ago
  27. 6d0ec1d ARM: 8183/1: l2c: Improve l2c310_of_parse() error message by Fabio Estevam · 10 years ago
  28. d0b9284 ARM: 8182/1: l2c: Make l2x0_cache_size_of_parse() return 'int' by Fabio Estevam · 10 years ago
  29. f3354ab ARM: 8169/1: l2c: parse cache properties from ePAPR definitions by Linus Walleij · 10 years ago
  30. 7109561 Merge branches 'fixes' and 'misc' into for-next by Russell King · 10 years ago
  31. af040ff ARM: make it easier to check the CPU part number correctly by Russell King · 10 years ago
  32. 9a2c33a ARM: l2c: fix revision checking by Russell King · 10 years ago
  33. 98ea2db ARM: 8076/1: mm: add support for HW coherent systems in PL310 cache by Thomas Petazzoni · 10 years ago
  34. 8ef418c ARM: l2c: trial at enabling some Cortex-A9 optimisations by Russell King · 10 years ago
  35. 560be61 ARM: l2c: add warnings for stuff modifying aux_ctrl register values by Russell King · 10 years ago
  36. 314e47b ARM: l2c: print a warning with L2C-310 caches if the cache size is modified by Russell King · 10 years ago
  37. 678ea28 ARM: l2c: remove old .set_debug method by Russell King · 10 years ago
  38. a4b041a ARM: l2c: always enable non-secure access to lockdown registers by Russell King · 10 years ago
  39. 3a43b58 ARM: l2c: always enable low power modes by Russell King · 10 years ago
  40. 4374d64 ARM: l2c: add automatic enable of early BRESP by Russell King · 10 years ago
  41. ddf7d79 ARM: l2c: move L2 cache register saving to a more sensible location by Russell King · 10 years ago
  42. d9d1f3e ARM: l2c: check that DT files specify the required "cache-unified" property by Russell King · 10 years ago
  43. 1a5a954 ARM: l2c: fix register naming by Russell King · 10 years ago
  44. a8875a0 ARM: l2c: implement L2C-310 erratum 752271 in core L2C code by Russell King · 10 years ago
  45. 8abd259 ARM: l2c: provide generic hook to intercept writes to secure registers by Russell King · 10 years ago
  46. 0493aef ARM: l2c: move way size calculation data into l2c_init_data by Russell King · 10 years ago
  47. 5f47c38 ARM: l2c: add decode for L2C-220 cache ways by Russell King · 10 years ago
  48. 051334b ARM: l2c: move type string into l2c_init_data structure by Russell King · 10 years ago
  49. cf9ea8f ARM: l2c: remove obsolete l2x0 ops for non-OF init by Russell King · 10 years ago
  50. 9081114 ARM: l2c: convert Broadcom L2C-310 to new code by Russell King · 10 years ago
  51. 733c6bb ARM: l2c: add L2C-220 specific handlers by Russell King · 10 years ago
  52. f777332 ARM: l2c: use L2C-210 handlers for L2C-310 errata-less implementations by Russell King · 10 years ago
  53. ebd4219f ARM: l2c: implement L2C-310 erratum 588369 as a method override by Russell King · 10 years ago
  54. 99ca1772 ARM: l2c: implement L2C-310 erratum 727915 as a method override by Russell King · 10 years ago
  55. 6a28cf5 ARM: l2c: add L2C-210 specific handlers by Russell King · 10 years ago
  56. bda0b74 ARM: l2c: move pl310_set_debug() into l2c-310 code by Russell King · 10 years ago
  57. faf9b2e ARM: l2c: simplify l2x0 unlocking code by Russell King · 10 years ago
  58. 09a5d18 ARM: l2c: clean up save/resume functions by Russell King · 10 years ago
  59. b98556f2 ARM: l2c: move and add ARM L2C-2x0/L2C-310 save/resume code to non-OF by Russell King · 10 years ago
  60. cdef868 ARM: l2c: clean up L2 cache initialisation messages by Russell King · 10 years ago
  61. 75461f5 ARM: l2c: implement fixups for L2 cache controller quirks/errata by Russell King · 10 years ago
  62. 40266d6 ARM: l2c: move aurora broadcast setup to enable function by Russell King · 10 years ago
  63. 9a07f27 ARM: l2c: only write the auxiliary control register if required by Russell King · 10 years ago
  64. 17f3f99 ARM: l2c: write auxctrl register before unlocking by Russell King · 10 years ago
  65. 3b8bad5 ARM: l2c: provide enable method by Russell King · 10 years ago
  66. da3627f ARM: l2c: group implementation specific code together by Russell King · 10 years ago
  67. c40e7eb ARM: l2c: move l2c save function to __l2c_init() by Russell King · 10 years ago
  68. 9846dfc ARM: l2c: pass iomem address into data->save function by Russell King · 10 years ago
  69. 96054b0 ARM: l2c: clean up OF initialisation a bit by Russell King · 10 years ago
  70. 14b882c ARM: l2c: add and use L2C revision constants by Russell King · 10 years ago
  71. 83841fe ARM: l2c: rename cache_wait_way() by Russell King · 10 years ago
  72. df5dd4c ARM: l2c: provide generic helper for way-based operations by Russell King · 10 years ago
  73. 37abcdb ARM: l2c: split out cache unlock code by Russell King · 10 years ago
  74. 2b2a87a ARM: l2c: provide generic function for calling set_debug method by Russell King · 10 years ago
  75. c02642b ARM: l2c: rename OF specific things, making l2x0_of_data available to all by Russell King · 10 years ago
  76. ce84130 ARM: l2c: tidy up l2x0_of_data declarations by Russell King · 10 years ago
  77. a65bb92 ARM: l2c: add helper for L2 cache controller DT IDs by Russell King · 10 years ago
  78. 265c271 ARM: l2c: remove outer_inv_all() method by Russell King · 10 years ago
  79. e68f31f ARM: 7922/1: l2x0: add Marvell Tauros3 support by Sebastian Hesselbarth · 10 years ago
  80. 141b974 Merge branches 'debug-choice', 'devel-stable' and 'misc' into for-linus by Russell King · 11 years ago
  81. 505caa6 ARM: 7821/1: DT: binding fixup to align with vendor-prefixes.txt by Christian Daudt · 11 years ago
  82. c477b8d ARM: 7820/1: mm: cache-l2x0: Print the cache size in kB by Fabio Estevam · 11 years ago
  83. 9781aa8 ARM: l2x0: use -st dsb option for ordering writel_relaxed with unlock by Will Deacon · 11 years ago
  84. 3b656fe ARM: 7716/1: bcm281xx: Add L2 support for Rev A2 chips by Christian Daudt · 11 years ago
  85. 6e7acee ARM: 7682/1: cache-l2x0: fix masking of RTL revision numbering and set_debug init by Rob Herring · 11 years ago
  86. 8a3a180 ARM: 7616/1: cache-l2x0: aurora: Use writel_relaxed instead of writel by Gregory CLEMENT · 11 years ago
  87. 8b827c6 ARM: 7615/1: cache-l2x0: aurora: Invalidate during clean operation with WT enable by Gregory CLEMENT · 11 years ago
  88. 74ddcdb ARM: 7608/1: l2x0: Only set .set_debug on PL310 r3p0 and earlier by Rob Herring · 11 years ago
  89. b8db6b8 ARM: 7547/4: cache-l2x0: add support for Aurora L2 cache ctrl by Gregory CLEMENT · 12 years ago
  90. 6248d06 ARM: 7545/1: cache-l2x0: make outer_cache_fns a field of l2x0_of_data by Gregory CLEMENT · 12 years ago
  91. 0e51793 Merge branch 'for-linus' of git://git.linaro.org/people/rmk/linux-arm by Linus Torvalds · 12 years ago
  92. 9d4876f ARM: 7507/1: cache-l2x0.c: save the final aux ctrl value for resuming by Yilu Mao · 12 years ago
  93. e5b5d02 ARM: cache-l2x0: add a const qualifier by Uwe Kleine-König · 12 years ago
  94. ab4d536 ARM: 7398/1: l2x0: only write to debug registers on PL310 by Will Deacon · 12 years ago
  95. f154fe9 ARM: 7397/1: l2x0: only apply workaround for erratum #753970 on PL310 by Will Deacon · 12 years ago
  96. 3e175ca ARM: cache-l2x0.c: consistently use u32 by Russell King · 13 years ago
  97. fa0ce40 ARM: 7162/1: errata: tidy up Kconfig options for PL310 errata workarounds by Will Deacon · 13 years ago
  98. 3cfef95 Merge branch 'core-locking-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip by Linus Torvalds · 13 years ago
  99. 91c2ebb ARM: 7114/1: cache-l2x0: add resume entry for l2 in secure mode by Barry Song · 13 years ago
  100. 74d41f3 ARM: 7090/1: CACHE-L2X0: filter start address can be 0 and is often 0 by Barry Song · 13 years ago