| commit | 02b0cc52c0c3c89641276cb1e7abddd35e036923 | [log] [tgz] |
|---|---|---|
| author | Thierry Reding <treding@nvidia.com> | Wed Dec 13 12:58:21 2017 +0100 |
| committer | Thierry Reding <treding@nvidia.com> | Wed Dec 13 12:58:21 2017 +0100 |
| tree | 86397ab8d4b03c0b18eacd1049aa1168bb792d07 | |
| parent | fc17a91fd18ce0567d9b29c30017fcfb2079572b [diff] |
memory: tegra: Add Tegra186 support The memory controller found on Tegra186 is different in some respects to its predecessors. Most notably it no longer implements an SMMU, but does assign ARM SMMU stream IDs for each memory client instead. Provide a driver that programs these registers so that memory clients can translate addresses via the ARM SMMU. Signed-off-by: Thierry Reding <treding@nvidia.com>