| commit | 94aa8a41f1bc807db78567e7031d75998c166150 | [log] [tgz] |
|---|---|---|
| author | Jerome Brunet <jbrunet@baylibre.com> | Fri Jan 19 16:55:23 2018 +0100 |
| committer | Jerome Brunet <jbrunet@baylibre.com> | Mon Feb 12 09:49:23 2018 +0100 |
| tree | fb9950ee966d0a46611ab82e8c3769cbb411d8ed | |
| parent | 4ed98e9572ad24a5286d80d71221372b55fa9df5 [diff] |
clk: meson: remove unnecessary rounding in the pll clock
The pll driver performs the rate calculation in Mhz, which adds an
unnecessary rounding down to the Mhz of the rate. Use 64bits long
integers to perform this calculation safely on meson8b and perform the
calculation in Hz instead
Fixes: 7a29a869434e ("clk: meson: Add support for Meson clock controller")
Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>