commit | e9862118272aa528e35e54ef9f1e35c217870fd7 | [log] [tgz] |
---|---|---|
author | Shunli Wang <shunli.wang@mediatek.com> | Fri Nov 04 15:43:05 2016 +0800 |
committer | Stephen Boyd <sboyd@codeaurora.org> | Tue Nov 08 15:59:49 2016 -0800 |
tree | 8dc89a1e94dfef635dab7ac98d423cda5247627a | |
parent | e0a3862c14f80e34d5787f1e038601da8ff9cc77 [diff] |
clk: mediatek: Add MT2701 clock support Add MT2701 clock support, include topckgen, apmixedsys, infracfg, pericfg and subsystem clocks. Signed-off-by: Shunli Wang <shunli.wang@mediatek.com> Signed-off-by: James Liao <jamesjj.liao@mediatek.com> Signed-off-by: Erin Lo <erin.lo@mediatek.com> Tested-by: John Crispin <blogic@openwrt.org> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>