tree 02a1dbba87708c64445379937b7497487dfb8fe0
parent 0b8ebdb18888c55588b932f4f564b9c9529de627
author Ulf Hansson <ulf.hansson@linaro.org> 1368537295 +0200
committer Samuel Ortiz <sameo@linux.intel.com> 1368744154 +0200

mfd: db8500-prcmu: Update stored DSI PLL divider value

Previously the DSI PLL divider rate was initialised statically and
assumed to be 1. Before the common clock framework was enabled for
ux500, a call to clk_set_rate() would always update the HW registers
no matter what the current setting was.

This patch makes sure the actual hw settings and the sw assumed
settings are matched.

Signed-off-by: Paer-Olof Haakansson <par-olof.hakansson@stericsson.com>
Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
signed-off-by: Lee Jones <lee.jones@linaro.org>
Signed-off-by: Samuel Ortiz <sameo@linux.intel.com>