blob: c64c3807f51665a111ae3bb10728d227d1e6581d [file] [log] [blame]
Jan Engelhardtb5114312007-07-15 23:39:36 -07001
2menuconfig CRYPTO_HW
3 bool "Hardware crypto devices"
4 default y
Jan Engelhardt06bfb7e2007-08-18 12:56:21 +02005 ---help---
6 Say Y here to get to see options for hardware crypto devices and
7 processors. This option alone does not add any kernel code.
8
9 If you say N, all options in this submenu will be skipped and disabled.
Jan Engelhardtb5114312007-07-15 23:39:36 -070010
11if CRYPTO_HW
Linus Torvalds1da177e2005-04-16 15:20:36 -070012
13config CRYPTO_DEV_PADLOCK
Herbert Xud1583252007-05-18 13:17:22 +100014 tristate "Support for VIA PadLock ACE"
Herbert Xu2f817412009-04-22 13:00:15 +080015 depends on X86 && !UML
Linus Torvalds1da177e2005-04-16 15:20:36 -070016 help
17 Some VIA processors come with an integrated crypto engine
18 (so called VIA PadLock ACE, Advanced Cryptography Engine)
Michal Ludvig1191f0a2006-08-06 22:46:20 +100019 that provides instructions for very fast cryptographic
20 operations with supported algorithms.
Linus Torvalds1da177e2005-04-16 15:20:36 -070021
22 The instructions are used only when the CPU supports them.
Michal Ludvig5644bda2006-08-06 22:50:30 +100023 Otherwise software encryption is used.
24
Linus Torvalds1da177e2005-04-16 15:20:36 -070025config CRYPTO_DEV_PADLOCK_AES
Michal Ludvig1191f0a2006-08-06 22:46:20 +100026 tristate "PadLock driver for AES algorithm"
Linus Torvalds1da177e2005-04-16 15:20:36 -070027 depends on CRYPTO_DEV_PADLOCK
Herbert Xu28ce7282006-08-21 21:38:42 +100028 select CRYPTO_BLKCIPHER
Sebastian Siewior7dc748e2008-04-01 21:24:50 +080029 select CRYPTO_AES
Linus Torvalds1da177e2005-04-16 15:20:36 -070030 help
31 Use VIA PadLock for AES algorithm.
32
Michal Ludvig1191f0a2006-08-06 22:46:20 +100033 Available in VIA C3 and newer CPUs.
34
35 If unsure say M. The compiled module will be
Pavel Machek4737f092009-06-05 00:44:53 +020036 called padlock-aes.
Michal Ludvig1191f0a2006-08-06 22:46:20 +100037
Michal Ludvig6c833272006-07-12 12:29:38 +100038config CRYPTO_DEV_PADLOCK_SHA
39 tristate "PadLock driver for SHA1 and SHA256 algorithms"
40 depends on CRYPTO_DEV_PADLOCK
Herbert Xubbbee462009-07-11 18:16:16 +080041 select CRYPTO_HASH
Michal Ludvig6c833272006-07-12 12:29:38 +100042 select CRYPTO_SHA1
43 select CRYPTO_SHA256
Michal Ludvig6c833272006-07-12 12:29:38 +100044 help
45 Use VIA PadLock for SHA1/SHA256 algorithms.
46
47 Available in VIA C7 and newer processors.
48
49 If unsure say M. The compiled module will be
Pavel Machek4737f092009-06-05 00:44:53 +020050 called padlock-sha.
Michal Ludvig6c833272006-07-12 12:29:38 +100051
Jordan Crouse9fe757b2006-10-04 18:48:57 +100052config CRYPTO_DEV_GEODE
53 tristate "Support for the Geode LX AES engine"
Simon Arlottf6259de2007-05-02 22:08:26 +100054 depends on X86_32 && PCI
Jordan Crouse9fe757b2006-10-04 18:48:57 +100055 select CRYPTO_ALGAPI
56 select CRYPTO_BLKCIPHER
Jordan Crouse9fe757b2006-10-04 18:48:57 +100057 help
58 Say 'Y' here to use the AMD Geode LX processor on-board AES
David Sterba3dde6ad2007-05-09 07:12:20 +020059 engine for the CryptoAPI AES algorithm.
Jordan Crouse9fe757b2006-10-04 18:48:57 +100060
61 To compile this driver as a module, choose M here: the module
62 will be called geode-aes.
63
Martin Schwidefsky61d48c22007-05-10 15:46:00 +020064config ZCRYPT
65 tristate "Support for PCI-attached cryptographic adapters"
66 depends on S390
67 select ZCRYPT_MONOLITHIC if ZCRYPT="y"
Ralph Wuerthner2f7c8bd2008-04-17 07:46:15 +020068 select HW_RANDOM
Martin Schwidefsky61d48c22007-05-10 15:46:00 +020069 help
70 Select this option if you want to use a PCI-attached cryptographic
71 adapter like:
72 + PCI Cryptographic Accelerator (PCICA)
73 + PCI Cryptographic Coprocessor (PCICC)
74 + PCI-X Cryptographic Coprocessor (PCIXCC)
75 + Crypto Express2 Coprocessor (CEX2C)
76 + Crypto Express2 Accelerator (CEX2A)
77
78config ZCRYPT_MONOLITHIC
79 bool "Monolithic zcrypt module"
Heiko Carstens57a49552010-08-13 10:06:40 +020080 depends on ZCRYPT
Martin Schwidefsky61d48c22007-05-10 15:46:00 +020081 help
Pavel Machek4737f092009-06-05 00:44:53 +020082 Select this option if you want to have a single module z90crypt,
Martin Schwidefsky61d48c22007-05-10 15:46:00 +020083 that contains all parts of the crypto device driver (ap bus,
84 request router and all the card drivers).
85
Jan Glauber3f5615e2008-01-26 14:11:07 +010086config CRYPTO_SHA1_S390
87 tristate "SHA1 digest algorithm"
88 depends on S390
Herbert Xu563f3462009-01-18 20:33:33 +110089 select CRYPTO_HASH
Jan Glauber3f5615e2008-01-26 14:11:07 +010090 help
91 This is the s390 hardware accelerated implementation of the
92 SHA-1 secure hash standard (FIPS 180-1/DFIPS 180-2).
93
Jan Glauberd393d9b2011-04-19 21:29:19 +020094 It is available as of z990.
95
Jan Glauber3f5615e2008-01-26 14:11:07 +010096config CRYPTO_SHA256_S390
97 tristate "SHA256 digest algorithm"
98 depends on S390
Herbert Xu563f3462009-01-18 20:33:33 +110099 select CRYPTO_HASH
Jan Glauber3f5615e2008-01-26 14:11:07 +0100100 help
101 This is the s390 hardware accelerated implementation of the
102 SHA256 secure hash standard (DFIPS 180-2).
103
Jan Glauberd393d9b2011-04-19 21:29:19 +0200104 It is available as of z9.
Jan Glauber3f5615e2008-01-26 14:11:07 +0100105
Jan Glauber291dc7c2008-03-06 19:52:00 +0800106config CRYPTO_SHA512_S390
Jan Glauber4e2c6d72008-03-06 19:53:50 +0800107 tristate "SHA384 and SHA512 digest algorithm"
Jan Glauber291dc7c2008-03-06 19:52:00 +0800108 depends on S390
Herbert Xu563f3462009-01-18 20:33:33 +1100109 select CRYPTO_HASH
Jan Glauber291dc7c2008-03-06 19:52:00 +0800110 help
111 This is the s390 hardware accelerated implementation of the
112 SHA512 secure hash standard.
113
Jan Glauberd393d9b2011-04-19 21:29:19 +0200114 It is available as of z10.
Jan Glauber291dc7c2008-03-06 19:52:00 +0800115
Jan Glauber3f5615e2008-01-26 14:11:07 +0100116config CRYPTO_DES_S390
117 tristate "DES and Triple DES cipher algorithms"
118 depends on S390
119 select CRYPTO_ALGAPI
120 select CRYPTO_BLKCIPHER
121 help
Gerald Schaefer0200f3e2011-05-04 15:09:44 +1000122 This is the s390 hardware accelerated implementation of the
Jan Glauber3f5615e2008-01-26 14:11:07 +0100123 DES cipher algorithm (FIPS 46-2), and Triple DES EDE (FIPS 46-3).
124
Gerald Schaefer0200f3e2011-05-04 15:09:44 +1000125 As of z990 the ECB and CBC mode are hardware accelerated.
126 As of z196 the CTR mode is hardware accelerated.
127
Jan Glauber3f5615e2008-01-26 14:11:07 +0100128config CRYPTO_AES_S390
129 tristate "AES cipher algorithms"
130 depends on S390
131 select CRYPTO_ALGAPI
132 select CRYPTO_BLKCIPHER
133 help
134 This is the s390 hardware accelerated implementation of the
Gerald Schaefer99d97222011-04-26 16:12:42 +1000135 AES cipher algorithms (FIPS-197).
Jan Glauber3f5615e2008-01-26 14:11:07 +0100136
Gerald Schaefer99d97222011-04-26 16:12:42 +1000137 As of z9 the ECB and CBC modes are hardware accelerated
138 for 128 bit keys.
139 As of z10 the ECB and CBC modes are hardware accelerated
140 for all AES key sizes.
Gerald Schaefer0200f3e2011-05-04 15:09:44 +1000141 As of z196 the CTR mode is hardware accelerated for all AES
142 key sizes and XTS mode is hardware accelerated for 256 and
Gerald Schaefer99d97222011-04-26 16:12:42 +1000143 512 bit keys.
Jan Glauber3f5615e2008-01-26 14:11:07 +0100144
145config S390_PRNG
146 tristate "Pseudo random number generator device driver"
147 depends on S390
148 default "m"
149 help
150 Select this option if you want to use the s390 pseudo random number
151 generator. The PRNG is part of the cryptographic processor functions
152 and uses triple-DES to generate secure random numbers like the
Jan Glauberd393d9b2011-04-19 21:29:19 +0200153 ANSI X9.17 standard. User-space programs access the
154 pseudo-random-number device through the char device /dev/prandom.
155
156 It is available as of z9.
Jan Glauber3f5615e2008-01-26 14:11:07 +0100157
Gerald Schaeferdf1309c2011-04-19 21:29:18 +0200158config CRYPTO_GHASH_S390
159 tristate "GHASH digest algorithm"
160 depends on S390
161 select CRYPTO_HASH
162 help
163 This is the s390 hardware accelerated implementation of the
164 GHASH message digest algorithm for GCM (Galois/Counter Mode).
165
166 It is available as of z196.
167
Sebastian Andrzej Siewior85a7f0a2009-08-10 12:50:03 +1000168config CRYPTO_DEV_MV_CESA
169 tristate "Marvell's Cryptographic Engine"
170 depends on PLAT_ORION
171 select CRYPTO_ALGAPI
172 select CRYPTO_AES
173 select CRYPTO_BLKCIPHER2
174 help
175 This driver allows you to utilize the Cryptographic Engines and
176 Security Accelerator (CESA) which can be found on the Marvell Orion
177 and Kirkwood SoCs, such as QNAP's TS-209.
178
179 Currently the driver supports AES in ECB and CBC mode without DMA.
180
David S. Miller0a625fd22010-05-19 14:14:04 +1000181config CRYPTO_DEV_NIAGARA2
182 tristate "Niagara2 Stream Processing Unit driver"
David S. Miller50e78162010-09-12 10:44:21 +0800183 select CRYPTO_DES
David S. Miller0a625fd22010-05-19 14:14:04 +1000184 select CRYPTO_ALGAPI
185 depends on SPARC64
186 help
187 Each core of a Niagara2 processor contains a Stream
188 Processing Unit, which itself contains several cryptographic
189 sub-units. One set provides the Modular Arithmetic Unit,
190 used for SSL offload. The other set provides the Cipher
191 Group, which can perform encryption, decryption, hashing,
192 checksumming, and raw copies.
193
Evgeniy Polyakovf7d05612007-10-26 21:31:14 +0800194config CRYPTO_DEV_HIFN_795X
195 tristate "Driver HIFN 795x crypto accelerator chips"
Evgeniy Polyakovc3041f92007-10-11 19:58:16 +0800196 select CRYPTO_DES
Evgeniy Polyakovf7d05612007-10-26 21:31:14 +0800197 select CRYPTO_ALGAPI
Herbert Xu653ebd9c2007-11-27 19:48:27 +0800198 select CRYPTO_BLKCIPHER
Herbert Xu946fef42008-01-26 09:48:44 +1100199 select HW_RANDOM if CRYPTO_DEV_HIFN_795X_RNG
Jan Glauber2707b932007-11-12 21:56:38 +0800200 depends on PCI
Evgeniy Polyakovf7d05612007-10-26 21:31:14 +0800201 help
202 This option allows you to have support for HIFN 795x crypto adapters.
203
Herbert Xu946fef42008-01-26 09:48:44 +1100204config CRYPTO_DEV_HIFN_795X_RNG
205 bool "HIFN 795x random number generator"
206 depends on CRYPTO_DEV_HIFN_795X
207 help
208 Select this option if you want to enable the random number generator
209 on the HIFN 795x crypto adapters.
Evgeniy Polyakovf7d05612007-10-26 21:31:14 +0800210
Kim Phillips8e8ec592011-03-13 16:54:26 +0800211source drivers/crypto/caam/Kconfig
212
Kim Phillips9c4a7962008-06-23 19:50:15 +0800213config CRYPTO_DEV_TALITOS
214 tristate "Talitos Freescale Security Engine (SEC)"
215 select CRYPTO_ALGAPI
216 select CRYPTO_AUTHENC
217 select HW_RANDOM
218 depends on FSL_SOC
219 help
220 Say 'Y' here to use the Freescale Security Engine (SEC)
221 to offload cryptographic algorithm computation.
222
223 The Freescale SEC is present on PowerQUICC 'E' processors, such
224 as the MPC8349E and MPC8548E.
225
226 To compile this driver as a module, choose M here: the module
227 will be called talitos.
228
Christian Hohnstaedt81bef012008-06-25 14:38:47 +0800229config CRYPTO_DEV_IXP4XX
230 tristate "Driver for IXP4xx crypto hardware acceleration"
231 depends on ARCH_IXP4XX
232 select CRYPTO_DES
233 select CRYPTO_ALGAPI
Imre Kaloz090657e2008-07-13 20:12:11 +0800234 select CRYPTO_AUTHENC
Christian Hohnstaedt81bef012008-06-25 14:38:47 +0800235 select CRYPTO_BLKCIPHER
236 help
237 Driver for the IXP4xx NPE crypto engine.
238
James Hsiao049359d2009-02-05 16:18:13 +1100239config CRYPTO_DEV_PPC4XX
240 tristate "Driver AMCC PPC4xx crypto accelerator"
241 depends on PPC && 4xx
242 select CRYPTO_HASH
243 select CRYPTO_ALGAPI
244 select CRYPTO_BLKCIPHER
245 help
246 This option allows you to have support for AMCC crypto acceleration.
247
Dmitry Kasatkin8628e7c2010-05-03 11:10:59 +0800248config CRYPTO_DEV_OMAP_SHAM
249 tristate "Support for OMAP SHA1/MD5 hw accelerator"
250 depends on ARCH_OMAP2 || ARCH_OMAP3
251 select CRYPTO_SHA1
252 select CRYPTO_MD5
253 help
254 OMAP processors have SHA1/MD5 hw accelerator. Select this if you
255 want to use the OMAP module for SHA1/MD5 algorithms.
256
Dmitry Kasatkin537559a2010-09-03 19:16:02 +0800257config CRYPTO_DEV_OMAP_AES
258 tristate "Support for OMAP AES hw engine"
259 depends on ARCH_OMAP2 || ARCH_OMAP3
260 select CRYPTO_AES
261 help
262 OMAP processors have AES module accelerator. Select this if you
263 want to use the OMAP module for AES algorithms.
264
Jamie Ilesce921362011-02-21 16:43:21 +1100265config CRYPTO_DEV_PICOXCELL
266 tristate "Support for picoXcell IPSEC and Layer2 crypto engines"
267 depends on ARCH_PICOXCELL
268 select CRYPTO_AES
269 select CRYPTO_AUTHENC
270 select CRYPTO_ALGAPI
271 select CRYPTO_DES
272 select CRYPTO_CBC
273 select CRYPTO_ECB
274 select CRYPTO_SEQIV
275 help
276 This option enables support for the hardware offload engines in the
277 Picochip picoXcell SoC devices. Select this for IPSEC ESP offload
278 and for 3gpp Layer 2 ciphering support.
279
280 Saying m here will build a module named pipcoxcell_crypto.
281
Vladimir Zapolskiya49e4902011-04-08 20:40:51 +0800282config CRYPTO_DEV_S5P
283 tristate "Support for Samsung S5PV210 crypto accelerator"
284 depends on ARCH_S5PV210
285 select CRYPTO_AES
286 select CRYPTO_ALGAPI
287 select CRYPTO_BLKCIPHER
288 help
289 This option allows you to have support for S5P crypto acceleration.
290 Select this to offload Samsung S5PV210 or S5PC110 from AES
291 algorithms execution.
292
Jan Engelhardtb5114312007-07-15 23:39:36 -0700293endif # CRYPTO_HW