blob: 4a98c060d80a89a6a9497617795de3b15b9205c4 [file] [log] [blame]
Mark Rutland8a4da6e2012-11-12 14:33:44 +00001/*
2 * Copyright (C) 2012 ARM Ltd.
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 as
6 * published by the Free Software Foundation.
7 *
8 * This program is distributed in the hope that it will be useful,
9 * but WITHOUT ANY WARRANTY; without even the implied warranty of
10 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
11 * GNU General Public License for more details.
12 *
13 * You should have received a copy of the GNU General Public License
14 * along with this program. If not, see <http://www.gnu.org/licenses/>.
15 */
16#ifndef __CLKSOURCE_ARM_ARCH_TIMER_H
17#define __CLKSOURCE_ARM_ARCH_TIMER_H
18
Fu Wei831610c2017-01-18 21:25:28 +080019#include <linux/bitops.h>
Richard Cochran74d23cc2014-12-21 19:46:56 +010020#include <linux/timecounter.h>
Mark Rutland8a4da6e2012-11-12 14:33:44 +000021#include <linux/types.h>
22
Fu Wei831610c2017-01-18 21:25:28 +080023#define ARCH_TIMER_TYPE_CP15 BIT(0)
24#define ARCH_TIMER_TYPE_MEM BIT(1)
25
Mark Rutland8a4da6e2012-11-12 14:33:44 +000026#define ARCH_TIMER_CTRL_ENABLE (1 << 0)
27#define ARCH_TIMER_CTRL_IT_MASK (1 << 1)
28#define ARCH_TIMER_CTRL_IT_STAT (1 << 2)
29
Marc Zyngier1431af32015-10-19 16:32:20 +010030#define CNTHCTL_EL1PCTEN (1 << 0)
31#define CNTHCTL_EL1PCEN (1 << 1)
32#define CNTHCTL_EVNTEN (1 << 2)
33#define CNTHCTL_EVNTDIR (1 << 3)
34#define CNTHCTL_EVNTI (0xF << 4)
35
Stephen Boyde09f3cc2013-07-18 16:59:28 -070036enum arch_timer_reg {
37 ARCH_TIMER_REG_CTRL,
38 ARCH_TIMER_REG_TVAL,
39};
Mark Rutland8a4da6e2012-11-12 14:33:44 +000040
Fu Wei831610c2017-01-18 21:25:28 +080041enum arch_timer_ppi_nr {
42 ARCH_TIMER_PHYS_SECURE_PPI,
43 ARCH_TIMER_PHYS_NONSECURE_PPI,
44 ARCH_TIMER_VIRT_PPI,
45 ARCH_TIMER_HYP_PPI,
46 ARCH_TIMER_MAX_TIMER_PPI
47};
48
Fu Wei097cd142017-01-18 21:25:29 +080049enum arch_timer_spi_nr {
50 ARCH_TIMER_PHYS_SPI,
51 ARCH_TIMER_VIRT_SPI,
52 ARCH_TIMER_MAX_TIMER_SPI
53};
54
Mark Rutland8a4da6e2012-11-12 14:33:44 +000055#define ARCH_TIMER_PHYS_ACCESS 0
56#define ARCH_TIMER_VIRT_ACCESS 1
Stephen Boyd22006992013-07-18 16:59:32 -070057#define ARCH_TIMER_MEM_PHYS_ACCESS 2
58#define ARCH_TIMER_MEM_VIRT_ACCESS 3
Mark Rutland8a4da6e2012-11-12 14:33:44 +000059
Sudeep KarkadaNagesha28061752013-08-13 13:43:26 +010060#define ARCH_TIMER_USR_PCT_ACCESS_EN (1 << 0) /* physical counter */
61#define ARCH_TIMER_USR_VCT_ACCESS_EN (1 << 1) /* virtual counter */
62#define ARCH_TIMER_VIRT_EVT_EN (1 << 2)
63#define ARCH_TIMER_EVT_TRIGGER_SHIFT (4)
64#define ARCH_TIMER_EVT_TRIGGER_MASK (0xF << ARCH_TIMER_EVT_TRIGGER_SHIFT)
65#define ARCH_TIMER_USR_VT_ACCESS_EN (1 << 8) /* virtual timer registers */
66#define ARCH_TIMER_USR_PT_ACCESS_EN (1 << 9) /* physical timer registers */
67
Will Deacon037f6372013-08-23 15:32:29 +010068#define ARCH_TIMER_EVT_STREAM_FREQ 10000 /* 100us */
69
Julien Grallb4d6ce92016-04-11 16:32:51 +010070struct arch_timer_kvm_info {
71 struct timecounter timecounter;
Julien Gralld9b5e412016-04-11 16:32:52 +010072 int virtual_irq;
Julien Grallb4d6ce92016-04-11 16:32:51 +010073};
74
Mark Rutland8a4da6e2012-11-12 14:33:44 +000075#ifdef CONFIG_ARM_ARCH_TIMER
76
Mark Rutland8a4da6e2012-11-12 14:33:44 +000077extern u32 arch_timer_get_rate(void);
Stephen Boyd22006992013-07-18 16:59:32 -070078extern u64 (*arch_timer_read_counter)(void);
Julien Grallb4d6ce92016-04-11 16:32:51 +010079extern struct arch_timer_kvm_info *arch_timer_get_kvm_info(void);
Mark Rutland8a4da6e2012-11-12 14:33:44 +000080
81#else
82
Mark Rutland8a4da6e2012-11-12 14:33:44 +000083static inline u32 arch_timer_get_rate(void)
84{
85 return 0;
86}
87
88static inline u64 arch_timer_read_counter(void)
89{
90 return 0;
91}
92
Mark Rutland8a4da6e2012-11-12 14:33:44 +000093#endif
94
95#endif