blob: 86b650b0d4565bf0ef0937ed8e80d96d758cb9e8 [file] [log] [blame]
Rabin Vincent9e4e7fe2010-05-03 08:03:52 +01001/*
2 * Copyright (C) ST-Ericsson SA 2010
3 *
4 * Author: Rabin Vincent <rabin.vincent@stericsson.com> for ST-Ericsson
5 * License terms: GNU General Public License (GPL) version 2
6 */
7
8#include <linux/kernel.h>
9#include <linux/platform_device.h>
10#include <linux/interrupt.h>
11#include <linux/io.h>
Rabin Vincent5b1f7dd2010-05-03 08:25:52 +010012#include <linux/gpio.h>
Rabin Vincent9e4e7fe2010-05-03 08:03:52 +010013#include <linux/amba/bus.h>
14
Linus Walleij7b8ddb02010-05-27 15:21:26 -070015#include <plat/ste_dma40.h>
16
Rabin Vincent9e4e7fe2010-05-03 08:03:52 +010017#include <mach/hardware.h>
18#include <mach/setup.h>
19
Linus Walleij7b8ddb02010-05-27 15:21:26 -070020#include "ste-dma40-db8500.h"
21
Rabin Vincent5b1f7dd2010-05-03 08:25:52 +010022static struct nmk_gpio_platform_data u8500_gpio_data[] = {
23 GPIO_DATA("GPIO-0-31", 0),
24 GPIO_DATA("GPIO-32-63", 32), /* 37..63 not routed to pin */
25 GPIO_DATA("GPIO-64-95", 64),
26 GPIO_DATA("GPIO-96-127", 96), /* 98..127 not routed to pin */
27 GPIO_DATA("GPIO-128-159", 128),
28 GPIO_DATA("GPIO-160-191", 160), /* 172..191 not routed to pin */
29 GPIO_DATA("GPIO-192-223", 192),
30 GPIO_DATA("GPIO-224-255", 224), /* 231..255 not routed to pin */
31 GPIO_DATA("GPIO-256-288", 256), /* 268..288 not routed to pin */
32};
33
34static struct resource u8500_gpio_resources[] = {
35 GPIO_RESOURCE(0),
36 GPIO_RESOURCE(1),
37 GPIO_RESOURCE(2),
38 GPIO_RESOURCE(3),
39 GPIO_RESOURCE(4),
40 GPIO_RESOURCE(5),
41 GPIO_RESOURCE(6),
42 GPIO_RESOURCE(7),
43 GPIO_RESOURCE(8),
44};
45
46struct platform_device u8500_gpio_devs[] = {
47 GPIO_DEVICE(0),
48 GPIO_DEVICE(1),
49 GPIO_DEVICE(2),
50 GPIO_DEVICE(3),
51 GPIO_DEVICE(4),
52 GPIO_DEVICE(5),
53 GPIO_DEVICE(6),
54 GPIO_DEVICE(7),
55 GPIO_DEVICE(8),
56};
57
Rabin Vincent9e4e7fe2010-05-03 08:03:52 +010058struct amba_device u8500_ssp0_device = {
59 .dev = {
60 .coherent_dma_mask = ~0,
61 .init_name = "ssp0",
62 },
63 .res = {
64 .start = U8500_SSP0_BASE,
65 .end = U8500_SSP0_BASE + SZ_4K - 1,
66 .flags = IORESOURCE_MEM,
67 },
Rabin Vincent60559302010-07-26 11:09:27 +010068 .irq = {IRQ_DB8500_SSP0, NO_IRQ },
Rabin Vincent9e4e7fe2010-05-03 08:03:52 +010069 /* ST-Ericsson modified id */
70 .periphid = SSP_PER_ID,
71};
Rabin Vincentf9faf232010-05-03 08:24:37 +010072
73static struct resource u8500_i2c0_resources[] = {
74 [0] = {
75 .start = U8500_I2C0_BASE,
76 .end = U8500_I2C0_BASE + SZ_4K - 1,
77 .flags = IORESOURCE_MEM,
78 },
79 [1] = {
Rabin Vincent60559302010-07-26 11:09:27 +010080 .start = IRQ_DB8500_I2C0,
81 .end = IRQ_DB8500_I2C0,
Rabin Vincentf9faf232010-05-03 08:24:37 +010082 .flags = IORESOURCE_IRQ,
83 }
84};
85
86struct platform_device u8500_i2c0_device = {
87 .name = "nmk-i2c",
88 .id = 0,
89 .resource = u8500_i2c0_resources,
90 .num_resources = ARRAY_SIZE(u8500_i2c0_resources),
91};
92
93static struct resource u8500_i2c4_resources[] = {
94 [0] = {
95 .start = U8500_I2C4_BASE,
96 .end = U8500_I2C4_BASE + SZ_4K - 1,
97 .flags = IORESOURCE_MEM,
98 },
99 [1] = {
Rabin Vincent60559302010-07-26 11:09:27 +0100100 .start = IRQ_DB8500_I2C4,
101 .end = IRQ_DB8500_I2C4,
Rabin Vincentf9faf232010-05-03 08:24:37 +0100102 .flags = IORESOURCE_IRQ,
103 }
104};
105
106struct platform_device u8500_i2c4_device = {
107 .name = "nmk-i2c",
108 .id = 4,
109 .resource = u8500_i2c4_resources,
110 .num_resources = ARRAY_SIZE(u8500_i2c4_resources),
111};
Linus Walleij7b8ddb02010-05-27 15:21:26 -0700112
113static struct resource dma40_resources[] = {
114 [0] = {
115 .start = U8500_DMA_BASE,
Jonas Aaberg5aa12e82010-06-20 21:26:14 +0000116 .end = U8500_DMA_BASE + SZ_4K - 1,
Linus Walleij7b8ddb02010-05-27 15:21:26 -0700117 .flags = IORESOURCE_MEM,
Jonas Aaberg5aa12e82010-06-20 21:26:14 +0000118 .name = "base",
Linus Walleij7b8ddb02010-05-27 15:21:26 -0700119 },
120 [1] = {
121 .start = U8500_DMA_LCPA_BASE,
Jonas Aaberg5aa12e82010-06-20 21:26:14 +0000122 .end = U8500_DMA_LCPA_BASE + 2 * SZ_1K - 1,
Linus Walleij7b8ddb02010-05-27 15:21:26 -0700123 .flags = IORESOURCE_MEM,
Jonas Aaberg5aa12e82010-06-20 21:26:14 +0000124 .name = "lcpa",
Linus Walleij7b8ddb02010-05-27 15:21:26 -0700125 },
126 [2] = {
Rabin Vincent60559302010-07-26 11:09:27 +0100127 .start = IRQ_DB8500_DMA,
128 .end = IRQ_DB8500_DMA,
Jonas Aaberg5aa12e82010-06-20 21:26:14 +0000129 .flags = IORESOURCE_IRQ,
130 }
Linus Walleij7b8ddb02010-05-27 15:21:26 -0700131};
132
133/* Default configuration for physcial memcpy */
134struct stedma40_chan_cfg dma40_memcpy_conf_phy = {
Rabin Vincent38bdbf02010-10-12 13:00:51 +0000135 .channel_type = STEDMA40_PCHAN_BASIC_MODE,
136 .mode = STEDMA40_MODE_PHYSICAL,
Linus Walleij7b8ddb02010-05-27 15:21:26 -0700137 .dir = STEDMA40_MEM_TO_MEM,
138
139 .src_info.endianess = STEDMA40_LITTLE_ENDIAN,
140 .src_info.data_width = STEDMA40_BYTE_WIDTH,
141 .src_info.psize = STEDMA40_PSIZE_PHY_1,
Jonas Aabergef934ae2010-06-20 21:26:22 +0000142 .src_info.flow_ctrl = STEDMA40_NO_FLOW_CTRL,
Linus Walleij7b8ddb02010-05-27 15:21:26 -0700143
144 .dst_info.endianess = STEDMA40_LITTLE_ENDIAN,
145 .dst_info.data_width = STEDMA40_BYTE_WIDTH,
146 .dst_info.psize = STEDMA40_PSIZE_PHY_1,
Jonas Aabergef934ae2010-06-20 21:26:22 +0000147 .dst_info.flow_ctrl = STEDMA40_NO_FLOW_CTRL,
Linus Walleij7b8ddb02010-05-27 15:21:26 -0700148};
149/* Default configuration for logical memcpy */
150struct stedma40_chan_cfg dma40_memcpy_conf_log = {
Rabin Vincent38bdbf02010-10-12 13:00:51 +0000151 .channel_type = (STEDMA40_LCHAN_SRC_LOG_DST_LOG |
Linus Walleij7b8ddb02010-05-27 15:21:26 -0700152 STEDMA40_NO_TIM_FOR_LINK),
153 .dir = STEDMA40_MEM_TO_MEM,
154
155 .src_info.endianess = STEDMA40_LITTLE_ENDIAN,
156 .src_info.data_width = STEDMA40_BYTE_WIDTH,
157 .src_info.psize = STEDMA40_PSIZE_LOG_1,
Jonas Aabergef934ae2010-06-20 21:26:22 +0000158 .src_info.flow_ctrl = STEDMA40_NO_FLOW_CTRL,
Linus Walleij7b8ddb02010-05-27 15:21:26 -0700159
160 .dst_info.endianess = STEDMA40_LITTLE_ENDIAN,
161 .dst_info.data_width = STEDMA40_BYTE_WIDTH,
162 .dst_info.psize = STEDMA40_PSIZE_LOG_1,
Jonas Aabergef934ae2010-06-20 21:26:22 +0000163 .dst_info.flow_ctrl = STEDMA40_NO_FLOW_CTRL,
Linus Walleij7b8ddb02010-05-27 15:21:26 -0700164};
165
166/*
167 * Mapping between destination event lines and physical device address.
168 * The event line is tied to a device and therefor the address is constant.
169 */
170static const dma_addr_t dma40_tx_map[STEDMA40_NR_DEV];
171
172/* Mapping between source event lines and physical device address */
173static const dma_addr_t dma40_rx_map[STEDMA40_NR_DEV];
174
175/* Reserved event lines for memcpy only */
176static int dma40_memcpy_event[] = {
Jonas Aaberg8bc68fa2010-06-20 21:26:30 +0000177 STEDMA40_MEMCPY_TX_0,
Linus Walleij7b8ddb02010-05-27 15:21:26 -0700178 STEDMA40_MEMCPY_TX_1,
179 STEDMA40_MEMCPY_TX_2,
180 STEDMA40_MEMCPY_TX_3,
181 STEDMA40_MEMCPY_TX_4,
Jonas Aaberg8bc68fa2010-06-20 21:26:30 +0000182 STEDMA40_MEMCPY_TX_5,
Linus Walleij7b8ddb02010-05-27 15:21:26 -0700183};
184
185static struct stedma40_platform_data dma40_plat_data = {
186 .dev_len = STEDMA40_NR_DEV,
187 .dev_rx = dma40_rx_map,
188 .dev_tx = dma40_tx_map,
189 .memcpy = dma40_memcpy_event,
190 .memcpy_len = ARRAY_SIZE(dma40_memcpy_event),
191 .memcpy_conf_phy = &dma40_memcpy_conf_phy,
192 .memcpy_conf_log = &dma40_memcpy_conf_log,
Jonas Aaberg59516722010-06-20 21:26:45 +0000193 .disabled_channels = {-1},
Linus Walleij7b8ddb02010-05-27 15:21:26 -0700194};
195
196struct platform_device u8500_dma40_device = {
197 .dev = {
198 .platform_data = &dma40_plat_data,
199 },
200 .name = "dma40",
201 .id = 0,
202 .num_resources = ARRAY_SIZE(dma40_resources),
203 .resource = dma40_resources
204};
205
206void dma40_u8500ed_fixup(void)
207{
208 dma40_plat_data.memcpy = NULL;
209 dma40_plat_data.memcpy_len = 0;
210 dma40_resources[0].start = U8500_DMA_BASE_ED;
211 dma40_resources[0].end = U8500_DMA_BASE_ED + SZ_4K - 1;
Linus Walleijf4185592010-06-22 18:06:42 -0700212 dma40_resources[1].start = U8500_DMA_LCPA_BASE_ED;
213 dma40_resources[1].end = U8500_DMA_LCPA_BASE_ED + 2 * SZ_1K - 1;
Linus Walleij7b8ddb02010-05-27 15:21:26 -0700214}