blob: e2ef94fd37afd8b5246f1f50657475d42952a129 [file] [log] [blame]
Alan Tull6a8c3be2015-10-07 16:36:28 +01001/*
2 * FPGA Framework
3 *
4 * Copyright (C) 2013-2015 Altera Corporation
5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms and conditions of the GNU General Public License,
8 * version 2, as published by the Free Software Foundation.
9 *
10 * This program is distributed in the hope it will be useful, but WITHOUT
11 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 * more details.
14 *
15 * You should have received a copy of the GNU General Public License along with
16 * this program. If not, see <http://www.gnu.org/licenses/>.
17 */
18#include <linux/mutex.h>
19#include <linux/platform_device.h>
20
21#ifndef _LINUX_FPGA_MGR_H
22#define _LINUX_FPGA_MGR_H
23
24struct fpga_manager;
Jason Gunthorpebaa6d392017-02-01 12:48:44 -070025struct sg_table;
Alan Tull6a8c3be2015-10-07 16:36:28 +010026
27/**
28 * enum fpga_mgr_states - fpga framework states
29 * @FPGA_MGR_STATE_UNKNOWN: can't determine state
30 * @FPGA_MGR_STATE_POWER_OFF: FPGA power is off
31 * @FPGA_MGR_STATE_POWER_UP: FPGA reports power is up
32 * @FPGA_MGR_STATE_RESET: FPGA in reset state
33 * @FPGA_MGR_STATE_FIRMWARE_REQ: firmware request in progress
34 * @FPGA_MGR_STATE_FIRMWARE_REQ_ERR: firmware request failed
35 * @FPGA_MGR_STATE_WRITE_INIT: preparing FPGA for programming
36 * @FPGA_MGR_STATE_WRITE_INIT_ERR: Error during WRITE_INIT stage
37 * @FPGA_MGR_STATE_WRITE: writing image to FPGA
38 * @FPGA_MGR_STATE_WRITE_ERR: Error while writing FPGA
39 * @FPGA_MGR_STATE_WRITE_COMPLETE: Doing post programming steps
40 * @FPGA_MGR_STATE_WRITE_COMPLETE_ERR: Error during WRITE_COMPLETE
41 * @FPGA_MGR_STATE_OPERATING: FPGA is programmed and operating
42 */
43enum fpga_mgr_states {
44 /* default FPGA states */
45 FPGA_MGR_STATE_UNKNOWN,
46 FPGA_MGR_STATE_POWER_OFF,
47 FPGA_MGR_STATE_POWER_UP,
48 FPGA_MGR_STATE_RESET,
49
50 /* getting an image for loading */
51 FPGA_MGR_STATE_FIRMWARE_REQ,
52 FPGA_MGR_STATE_FIRMWARE_REQ_ERR,
53
54 /* write sequence: init, write, complete */
55 FPGA_MGR_STATE_WRITE_INIT,
56 FPGA_MGR_STATE_WRITE_INIT_ERR,
57 FPGA_MGR_STATE_WRITE,
58 FPGA_MGR_STATE_WRITE_ERR,
59 FPGA_MGR_STATE_WRITE_COMPLETE,
60 FPGA_MGR_STATE_WRITE_COMPLETE_ERR,
61
62 /* fpga is programmed and operating */
63 FPGA_MGR_STATE_OPERATING,
64};
65
66/*
67 * FPGA Manager flags
68 * FPGA_MGR_PARTIAL_RECONFIG: do partial reconfiguration if supported
Alan Tull0fa20cd2016-11-01 14:14:29 -050069 * FPGA_MGR_EXTERNAL_CONFIG: FPGA has been configured prior to Linux booting
Alan Tull6a8c3be2015-10-07 16:36:28 +010070 */
71#define FPGA_MGR_PARTIAL_RECONFIG BIT(0)
Alan Tull0fa20cd2016-11-01 14:14:29 -050072#define FPGA_MGR_EXTERNAL_CONFIG BIT(1)
Moritz Fischer0f4f0c82017-02-27 09:19:00 -060073#define FPGA_MGR_ENCRYPTED_BITSTREAM BIT(2)
Alan Tull6a8c3be2015-10-07 16:36:28 +010074
75/**
Alan Tull1df28652016-11-01 14:14:26 -050076 * struct fpga_image_info - information specific to a FPGA image
77 * @flags: boolean flags as defined above
78 * @enable_timeout_us: maximum time to enable traffic through bridge (uSec)
79 * @disable_timeout_us: maximum time to disable traffic through bridge (uSec)
80 */
81struct fpga_image_info {
82 u32 flags;
83 u32 enable_timeout_us;
84 u32 disable_timeout_us;
85};
86
87/**
Alan Tull6a8c3be2015-10-07 16:36:28 +010088 * struct fpga_manager_ops - ops for low level fpga manager drivers
Jason Gunthorpe1d7f1582016-11-22 18:22:09 +000089 * @initial_header_size: Maximum number of bytes that should be passed into write_init
Alan Tull6a8c3be2015-10-07 16:36:28 +010090 * @state: returns an enum value of the FPGA's state
91 * @write_init: prepare the FPGA to receive confuration data
92 * @write: write count bytes of configuration data to the FPGA
Jason Gunthorpebaa6d392017-02-01 12:48:44 -070093 * @write_sg: write the scatter list of configuration data to the FPGA
Alan Tull6a8c3be2015-10-07 16:36:28 +010094 * @write_complete: set FPGA to operating state after writing is done
95 * @fpga_remove: optional: Set FPGA into a specific state during driver remove
96 *
97 * fpga_manager_ops are the low level functions implemented by a specific
98 * fpga manager driver. The optional ones are tested for NULL before being
99 * called, so leaving them out is fine.
100 */
101struct fpga_manager_ops {
Jason Gunthorpe1d7f1582016-11-22 18:22:09 +0000102 size_t initial_header_size;
Alan Tull6a8c3be2015-10-07 16:36:28 +0100103 enum fpga_mgr_states (*state)(struct fpga_manager *mgr);
Alan Tull1df28652016-11-01 14:14:26 -0500104 int (*write_init)(struct fpga_manager *mgr,
105 struct fpga_image_info *info,
Alan Tull6a8c3be2015-10-07 16:36:28 +0100106 const char *buf, size_t count);
107 int (*write)(struct fpga_manager *mgr, const char *buf, size_t count);
Jason Gunthorpebaa6d392017-02-01 12:48:44 -0700108 int (*write_sg)(struct fpga_manager *mgr, struct sg_table *sgt);
Alan Tull1df28652016-11-01 14:14:26 -0500109 int (*write_complete)(struct fpga_manager *mgr,
110 struct fpga_image_info *info);
Alan Tull6a8c3be2015-10-07 16:36:28 +0100111 void (*fpga_remove)(struct fpga_manager *mgr);
112};
113
114/**
115 * struct fpga_manager - fpga manager structure
116 * @name: name of low level fpga manager
117 * @dev: fpga manager device
118 * @ref_mutex: only allows one reference to fpga manager
119 * @state: state of fpga manager
120 * @mops: pointer to struct of fpga manager ops
121 * @priv: low level driver private date
122 */
123struct fpga_manager {
124 const char *name;
125 struct device dev;
126 struct mutex ref_mutex;
127 enum fpga_mgr_states state;
128 const struct fpga_manager_ops *mops;
129 void *priv;
130};
131
132#define to_fpga_manager(d) container_of(d, struct fpga_manager, dev)
133
Alan Tull1df28652016-11-01 14:14:26 -0500134int fpga_mgr_buf_load(struct fpga_manager *mgr, struct fpga_image_info *info,
Alan Tull6a8c3be2015-10-07 16:36:28 +0100135 const char *buf, size_t count);
Jason Gunthorpebaa6d392017-02-01 12:48:44 -0700136int fpga_mgr_buf_load_sg(struct fpga_manager *mgr, struct fpga_image_info *info,
137 struct sg_table *sgt);
Alan Tull6a8c3be2015-10-07 16:36:28 +0100138
Alan Tull1df28652016-11-01 14:14:26 -0500139int fpga_mgr_firmware_load(struct fpga_manager *mgr,
140 struct fpga_image_info *info,
Alan Tull6a8c3be2015-10-07 16:36:28 +0100141 const char *image_name);
142
143struct fpga_manager *of_fpga_mgr_get(struct device_node *node);
144
Alan Tull9dce0282016-11-01 14:14:23 -0500145struct fpga_manager *fpga_mgr_get(struct device *dev);
146
Alan Tull6a8c3be2015-10-07 16:36:28 +0100147void fpga_mgr_put(struct fpga_manager *mgr);
148
149int fpga_mgr_register(struct device *dev, const char *name,
150 const struct fpga_manager_ops *mops, void *priv);
151
152void fpga_mgr_unregister(struct device *dev);
153
154#endif /*_LINUX_FPGA_MGR_H */