blob: 86368f9341d7bb829682a5ea1e6ff12a87ff88a0 [file] [log] [blame]
Greg Kroah-Hartmanb2441312017-11-01 15:07:57 +01001/* SPDX-License-Identifier: GPL-2.0 */
Linus Torvalds1da177e2005-04-16 15:20:36 -07002/*
3 * File: portdrv.h
Bjorn Helgaasef794262018-03-09 11:42:01 -06004 * Purpose: PCI Express Port Bus Driver's Data Structures
Linus Torvalds1da177e2005-04-16 15:20:36 -07005 *
6 * Copyright (C) 2004 Intel
7 * Copyright (C) Tom Long Nguyen (tom.l.nguyen@intel.com)
8 */
9
10#ifndef _PORTDRV_H_
11#define _PORTDRV_H_
12
Andrew Morton3ec6a8d2006-09-25 16:52:20 -070013#include <linux/compiler.h>
14
Bjorn Helgaasef794262018-03-09 11:42:01 -060015/* Service Type */
16#define PCIE_PORT_SERVICE_PME_SHIFT 0 /* Power Management Event */
17#define PCIE_PORT_SERVICE_PME (1 << PCIE_PORT_SERVICE_PME_SHIFT)
18#define PCIE_PORT_SERVICE_AER_SHIFT 1 /* Advanced Error Reporting */
19#define PCIE_PORT_SERVICE_AER (1 << PCIE_PORT_SERVICE_AER_SHIFT)
20#define PCIE_PORT_SERVICE_HP_SHIFT 2 /* Native Hotplug */
21#define PCIE_PORT_SERVICE_HP (1 << PCIE_PORT_SERVICE_HP_SHIFT)
Bjorn Helgaas168f3ae2018-03-09 11:21:24 -060022#define PCIE_PORT_SERVICE_DPC_SHIFT 3 /* Downstream Port Containment */
Bjorn Helgaasef794262018-03-09 11:42:01 -060023#define PCIE_PORT_SERVICE_DPC (1 << PCIE_PORT_SERVICE_DPC_SHIFT)
24
Bjorn Helgaas168f3ae2018-03-09 11:21:24 -060025#define PCIE_PORT_DEVICE_MAXSERVICES 4
Bjorn Helgaasef794262018-03-09 11:42:01 -060026
27/* Port Type */
28#define PCIE_ANY_PORT (~0)
29
30struct pcie_device {
31 int irq; /* Service IRQ/MSI/MSI-X Vector */
32 struct pci_dev *port; /* Root/Upstream/Downstream Port */
33 u32 service; /* Port service this device represents */
34 void *priv_data; /* Service Private Data */
35 struct device device; /* Generic Device Interface */
36};
37#define to_pcie_device(d) container_of(d, struct pcie_device, device)
38
39static inline void set_service_data(struct pcie_device *dev, void *data)
40{
41 dev->priv_data = data;
42}
43
44static inline void *get_service_data(struct pcie_device *dev)
45{
46 return dev->priv_data;
47}
48
49struct pcie_port_service_driver {
50 const char *name;
51 int (*probe) (struct pcie_device *dev);
52 void (*remove) (struct pcie_device *dev);
53 int (*suspend) (struct pcie_device *dev);
54 int (*resume) (struct pcie_device *dev);
55
56 /* Device driver may resume normal operations */
57 void (*error_resume)(struct pci_dev *dev);
58
59 /* Link Reset Capability - AER service driver specific */
60 pci_ers_result_t (*reset_link) (struct pci_dev *dev);
61
62 int port_type; /* Type of the port this driver can handle */
63 u32 service; /* Port service this device represents */
64
65 struct device_driver driver;
66};
67#define to_service_driver(d) \
68 container_of(d, struct pcie_port_service_driver, driver)
69
70int pcie_port_service_register(struct pcie_port_service_driver *new);
71void pcie_port_service_unregister(struct pcie_port_service_driver *new);
72
Rafael J. Wysockib43d4512009-01-24 00:23:22 +010073/*
Gabriele Paolonia1d5f182017-05-23 15:23:58 +010074 * The PCIe Capability Interrupt Message Number (PCIe r3.1, sec 7.8.2) must
75 * be one of the first 32 MSI-X entries. Per PCI r3.0, sec 6.8.3.1, MSI
76 * supports a maximum of 32 vectors per function.
Rafael J. Wysockib43d4512009-01-24 00:23:22 +010077 */
Gabriele Paolonia1d5f182017-05-23 15:23:58 +010078#define PCIE_PORT_MAX_MSI_ENTRIES 32
Linus Torvalds1da177e2005-04-16 15:20:36 -070079
Keith Busch6d814172016-05-03 09:58:11 -050080#define get_descriptor_id(type, service) (((type - 4) << 8) | service)
Linus Torvalds1da177e2005-04-16 15:20:36 -070081
82extern struct bus_type pcie_port_bus_type;
Bjorn Helgaasf39d5b72013-04-12 12:02:59 -060083int pcie_port_device_register(struct pci_dev *dev);
Linus Torvalds1da177e2005-04-16 15:20:36 -070084#ifdef CONFIG_PM
Bjorn Helgaasf39d5b72013-04-12 12:02:59 -060085int pcie_port_device_suspend(struct device *dev);
86int pcie_port_device_resume(struct device *dev);
Linus Torvalds1da177e2005-04-16 15:20:36 -070087#endif
Bjorn Helgaasf39d5b72013-04-12 12:02:59 -060088void pcie_port_device_remove(struct pci_dev *dev);
89int __must_check pcie_port_bus_register(void);
90void pcie_port_bus_unregister(void);
Linus Torvalds1da177e2005-04-16 15:20:36 -070091
Rafael J. Wysocki28eb5f22010-08-21 22:02:38 +020092struct pci_dev;
93
Rafael J. Wysockic39fae12010-02-17 23:40:07 +010094#ifdef CONFIG_PCIE_PME
95extern bool pcie_pme_msi_disabled;
96
97static inline void pcie_pme_disable_msi(void)
98{
99 pcie_pme_msi_disabled = true;
100}
101
102static inline bool pcie_pme_no_msi(void)
103{
104 return pcie_pme_msi_disabled;
105}
Rafael J. Wysocki28eb5f22010-08-21 22:02:38 +0200106
Bjorn Helgaasf39d5b72013-04-12 12:02:59 -0600107void pcie_pme_interrupt_enable(struct pci_dev *dev, bool enable);
Rafael J. Wysockic39fae12010-02-17 23:40:07 +0100108#else /* !CONFIG_PCIE_PME */
109static inline void pcie_pme_disable_msi(void) {}
110static inline bool pcie_pme_no_msi(void) { return false; }
Rafael J. Wysocki28eb5f22010-08-21 22:02:38 +0200111static inline void pcie_pme_interrupt_enable(struct pci_dev *dev, bool en) {}
Rafael J. Wysockic39fae12010-02-17 23:40:07 +0100112#endif /* !CONFIG_PCIE_PME */
113
Linus Torvalds1da177e2005-04-16 15:20:36 -0700114#endif /* _PORTDRV_H_ */