Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm-5.4 / 856754c3a23a622d26a82b29fab6429481705511 / . / drivers / gpu / drm / radeon / radeon_asic.h
blob: 987a3b713e06b115fec33bae8d9ff8605aa4cb98 [file] [log] [blame]
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]1/*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Dave Airlie
25 * Alex Deucher
26 * Jerome Glisse
27 */
28#ifndef __RADEON_ASIC_H__
29#define __RADEON_ASIC_H__
30
31/*
32 * common functions
33 */
Rafał Miłecki74338742009-11-03 00:53:02 +0100[diff] [blame]34uint32_t radeon_legacy_get_engine_clock(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]35void radeon_legacy_set_engine_clock(struct radeon_device *rdev, uint32_t eng_clock);
Rafał Miłecki5ea597f2009-12-17 13:50:09 +0100[diff] [blame]36uint32_t radeon_legacy_get_memory_clock(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]37void radeon_legacy_set_clock_gating(struct radeon_device *rdev, int enable);
38
Rafał Miłecki74338742009-11-03 00:53:02 +0100[diff] [blame]39uint32_t radeon_atom_get_engine_clock(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]40void radeon_atom_set_engine_clock(struct radeon_device *rdev, uint32_t eng_clock);
Rafał Miłecki74338742009-11-03 00:53:02 +0100[diff] [blame]41uint32_t radeon_atom_get_memory_clock(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]42void radeon_atom_set_memory_clock(struct radeon_device *rdev, uint32_t mem_clock);
43void radeon_atom_set_clock_gating(struct radeon_device *rdev, int enable);
44
Alex Deucher37e9b6a2012-08-03 11:39:43 -0400[diff] [blame]45void atombios_set_backlight_level(struct radeon_encoder *radeon_encoder, u8 level);
Alex Deucher6d92f812012-09-14 09:59:26 -0400[diff] [blame]46u8 atombios_get_backlight_level(struct radeon_encoder *radeon_encoder);
Alex Deucher37e9b6a2012-08-03 11:39:43 -0400[diff] [blame]47void radeon_legacy_set_backlight_level(struct radeon_encoder *radeon_encoder, u8 level);
Alex Deucher6d92f812012-09-14 09:59:26 -0400[diff] [blame]48u8 radeon_legacy_get_backlight_level(struct radeon_encoder *radeon_encoder);
Alex Deucher37e9b6a2012-08-03 11:39:43 -0400[diff] [blame]49
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]50/*
Pauli Nieminen44ca7472010-02-11 17:25:47 +0000[diff] [blame]51 * r100,rv100,rs100,rv200,rs200
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]52 */
Daniel Vetter2b497502010-03-11 21:19:18 +0000[diff] [blame]53struct r100_mc_save {
54 u32 GENMO_WT;
55 u32 CRTC_EXT_CNTL;
56 u32 CRTC_GEN_CNTL;
57 u32 CRTC2_GEN_CNTL;
58 u32 CUR_OFFSET;
59 u32 CUR2_OFFSET;
60};
61int r100_init(struct radeon_device *rdev);
62void r100_fini(struct radeon_device *rdev);
63int r100_suspend(struct radeon_device *rdev);
64int r100_resume(struct radeon_device *rdev);
Dave Airlie28d52042009-09-21 14:33:58 +1000[diff] [blame]65void r100_vga_set_state(struct radeon_device *rdev, bool state);
Christian Könige32eb502011-10-23 12:56:27 +0200[diff] [blame]66bool r100_gpu_is_lockup(struct radeon_device *rdev, struct radeon_ring *cp);
Jerome Glissea2d07b72010-03-09 14:45:11 +0000[diff] [blame]67int r100_asic_reset(struct radeon_device *rdev);
Michel Dänzer7ed220d2009-08-13 11:10:51 +0200[diff] [blame]68u32 r100_get_vblank_counter(struct radeon_device *rdev, int crtc);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]69void r100_pci_gart_tlb_flush(struct radeon_device *rdev);
Christian König7f90fc92014-06-04 15:29:57 +0200[diff] [blame]70void r100_pci_gart_set_page(struct radeon_device *rdev, unsigned i,
Michel Dänzer77497f22014-07-17 19:01:07 +0900[diff] [blame]71 uint64_t addr, uint32_t flags);
Alex Deucherf7128122012-02-23 17:53:45 -0500[diff] [blame]72void r100_ring_start(struct radeon_device *rdev, struct radeon_ring *ring);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]73int r100_irq_set(struct radeon_device *rdev);
74int r100_irq_process(struct radeon_device *rdev);
75void r100_fence_ring_emit(struct radeon_device *rdev,
76 struct radeon_fence *fence);
Christian König1654b812013-11-12 12:58:05 +0100[diff] [blame]77bool r100_semaphore_ring_emit(struct radeon_device *rdev,
Christian Könige32eb502011-10-23 12:56:27 +0200[diff] [blame]78 struct radeon_ring *cp,
Christian König15d33322011-09-15 19:02:22 +0200[diff] [blame]79 struct radeon_semaphore *semaphore,
Christian König7b1f2482011-09-23 15:11:23 +0200[diff] [blame]80 bool emit_wait);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]81int r100_cs_parse(struct radeon_cs_parser *p);
82void r100_pll_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);
83uint32_t r100_pll_rreg(struct radeon_device *rdev, uint32_t reg);
84int r100_copy_blit(struct radeon_device *rdev,
85 uint64_t src_offset,
86 uint64_t dst_offset,
Alex Deucher003cefe2011-09-16 12:04:08 -0400[diff] [blame]87 unsigned num_gpu_pages,
Christian König876dc9f2012-05-08 14:24:01 +0200[diff] [blame]88 struct radeon_fence **fence);
Dave Airliee024e112009-06-24 09:48:08 +1000[diff] [blame]89int r100_set_surface_reg(struct radeon_device *rdev, int reg,
90 uint32_t tiling_flags, uint32_t pitch,
91 uint32_t offset, uint32_t obj_size);
Daniel Vetter9479c542010-03-11 21:19:16 +0000[diff] [blame]92void r100_clear_surface_reg(struct radeon_device *rdev, int reg);
Jerome Glissec93bb852009-07-13 21:04:08 +0200[diff] [blame]93void r100_bandwidth_update(struct radeon_device *rdev);
Jerome Glisse3ce0a232009-09-08 10:10:24 +1000[diff] [blame]94void r100_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib);
Christian Könige32eb502011-10-23 12:56:27 +0200[diff] [blame]95int r100_ring_test(struct radeon_device *rdev, struct radeon_ring *cp);
Alex Deucher429770b2009-12-04 15:26:55 -0500[diff] [blame]96void r100_hpd_init(struct radeon_device *rdev);
97void r100_hpd_fini(struct radeon_device *rdev);
98bool r100_hpd_sense(struct radeon_device *rdev, enum radeon_hpd_id hpd);
99void r100_hpd_set_polarity(struct radeon_device *rdev,
100 enum radeon_hpd_id hpd);
Daniel Vetter2b497502010-03-11 21:19:18 +0000[diff] [blame]101int r100_debugfs_rbbm_init(struct radeon_device *rdev);
102int r100_debugfs_cp_init(struct radeon_device *rdev);
103void r100_cp_disable(struct radeon_device *rdev);
104int r100_cp_init(struct radeon_device *rdev, unsigned ring_size);
105void r100_cp_fini(struct radeon_device *rdev);
106int r100_pci_gart_init(struct radeon_device *rdev);
107void r100_pci_gart_fini(struct radeon_device *rdev);
108int r100_pci_gart_enable(struct radeon_device *rdev);
109void r100_pci_gart_disable(struct radeon_device *rdev);
110int r100_debugfs_mc_info_init(struct radeon_device *rdev);
111int r100_gui_wait_for_idle(struct radeon_device *rdev);
Alex Deucherf7128122012-02-23 17:53:45 -0500[diff] [blame]112int r100_ib_test(struct radeon_device *rdev, struct radeon_ring *ring);
Daniel Vetter2b497502010-03-11 21:19:18 +0000[diff] [blame]113void r100_irq_disable(struct radeon_device *rdev);
114void r100_mc_stop(struct radeon_device *rdev, struct r100_mc_save *save);
115void r100_mc_resume(struct radeon_device *rdev, struct r100_mc_save *save);
116void r100_vram_init_sizes(struct radeon_device *rdev);
Daniel Vetter2b497502010-03-11 21:19:18 +0000[diff] [blame]117int r100_cp_reset(struct radeon_device *rdev);
118void r100_vga_render_disable(struct radeon_device *rdev);
Dave Airlie4c712e62010-07-15 12:13:50 +1000[diff] [blame]119void r100_restore_sanity(struct radeon_device *rdev);
Daniel Vetter2b497502010-03-11 21:19:18 +0000[diff] [blame]120int r100_cs_track_check_pkt3_indx_buffer(struct radeon_cs_parser *p,
121 struct radeon_cs_packet *pkt,
122 struct radeon_bo *robj);
123int r100_cs_parse_packet0(struct radeon_cs_parser *p,
124 struct radeon_cs_packet *pkt,
125 const unsigned *auth, unsigned n,
126 radeon_packet0_check_t check);
127int r100_cs_packet_parse(struct radeon_cs_parser *p,
128 struct radeon_cs_packet *pkt,
129 unsigned idx);
130void r100_enable_bm(struct radeon_device *rdev);
131void r100_set_common_regs(struct radeon_device *rdev);
Jerome Glisse90aca4d2010-03-09 14:45:12 +0000[diff] [blame]132void r100_bm_disable(struct radeon_device *rdev);
Alex Deucherdef9ba92010-04-22 12:39:58 -0400[diff] [blame]133extern bool r100_gui_idle(struct radeon_device *rdev);
Alex Deucher49e02b72010-04-23 17:57:27 -0400[diff] [blame]134extern void r100_pm_misc(struct radeon_device *rdev);
135extern void r100_pm_prepare(struct radeon_device *rdev);
136extern void r100_pm_finish(struct radeon_device *rdev);
Alex Deucherce8f5372010-05-07 15:10:16 -0400[diff] [blame]137extern void r100_pm_init_profile(struct radeon_device *rdev);
138extern void r100_pm_get_dynpm_state(struct radeon_device *rdev);
Christian König157fa142014-05-27 16:49:20 +0200[diff] [blame]139extern void r100_page_flip(struct radeon_device *rdev, int crtc,
140 u64 crtc_base);
141extern bool r100_page_flip_pending(struct radeon_device *rdev, int crtc);
Alex Deucher3ae19b72012-02-23 17:53:37 -0500[diff] [blame]142extern void r100_wait_for_vblank(struct radeon_device *rdev, int crtc);
Alex Deucher89e51812012-02-23 17:53:38 -0500[diff] [blame]143extern int r100_mc_wait_for_idle(struct radeon_device *rdev);
Alex Deucherbae6b5622010-04-22 13:38:05 -0400[diff] [blame]144
Alex Deucherea31bf62013-12-09 19:44:30 -0500[diff] [blame]145u32 r100_gfx_get_rptr(struct radeon_device *rdev,
146 struct radeon_ring *ring);
147u32 r100_gfx_get_wptr(struct radeon_device *rdev,
148 struct radeon_ring *ring);
149void r100_gfx_set_wptr(struct radeon_device *rdev,
150 struct radeon_ring *ring);
Michel Dänzer72a99872014-07-31 18:43:49 +0900[diff] [blame]151void r100_ring_hdp_flush(struct radeon_device *rdev,
152 struct radeon_ring *ring);
Pauli Nieminen44ca7472010-02-11 17:25:47 +0000[diff] [blame]153/*
154 * r200,rv250,rs300,rv280
155 */
156extern int r200_copy_dma(struct radeon_device *rdev,
Daniel Vetter187f3da2010-11-28 19:06:09 +0100[diff] [blame]157 uint64_t src_offset,
158 uint64_t dst_offset,
Alex Deucher003cefe2011-09-16 12:04:08 -0400[diff] [blame]159 unsigned num_gpu_pages,
Christian König876dc9f2012-05-08 14:24:01 +0200[diff] [blame]160 struct radeon_fence **fence);
Daniel Vetter187f3da2010-11-28 19:06:09 +0100[diff] [blame]161void r200_set_safe_registers(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]162
163/*
164 * r300,r350,rv350,rv380
165 */
Jerome Glisse207bf9e2009-09-30 15:35:32 +0200[diff] [blame]166extern int r300_init(struct radeon_device *rdev);
167extern void r300_fini(struct radeon_device *rdev);
168extern int r300_suspend(struct radeon_device *rdev);
169extern int r300_resume(struct radeon_device *rdev);
Jerome Glissea2d07b72010-03-09 14:45:11 +0000[diff] [blame]170extern int r300_asic_reset(struct radeon_device *rdev);
Alex Deucherf7128122012-02-23 17:53:45 -0500[diff] [blame]171extern void r300_ring_start(struct radeon_device *rdev, struct radeon_ring *ring);
Jerome Glisse207bf9e2009-09-30 15:35:32 +0200[diff] [blame]172extern void r300_fence_ring_emit(struct radeon_device *rdev,
173 struct radeon_fence *fence);
174extern int r300_cs_parse(struct radeon_cs_parser *p);
175extern void rv370_pcie_gart_tlb_flush(struct radeon_device *rdev);
Christian König7f90fc92014-06-04 15:29:57 +0200[diff] [blame]176extern void rv370_pcie_gart_set_page(struct radeon_device *rdev, unsigned i,
Michel Dänzer77497f22014-07-17 19:01:07 +0900[diff] [blame]177 uint64_t addr, uint32_t flags);
Jerome Glisse207bf9e2009-09-30 15:35:32 +0200[diff] [blame]178extern void rv370_set_pcie_lanes(struct radeon_device *rdev, int lanes);
Alex Deucherc836a412009-12-23 10:07:50 -0500[diff] [blame]179extern int rv370_get_pcie_lanes(struct radeon_device *rdev);
Daniel Vetter187f3da2010-11-28 19:06:09 +0100[diff] [blame]180extern void r300_set_reg_safe(struct radeon_device *rdev);
181extern void r300_mc_program(struct radeon_device *rdev);
182extern void r300_mc_init(struct radeon_device *rdev);
183extern void r300_clock_startup(struct radeon_device *rdev);
184extern int r300_mc_wait_for_idle(struct radeon_device *rdev);
185extern int rv370_pcie_gart_init(struct radeon_device *rdev);
186extern void rv370_pcie_gart_fini(struct radeon_device *rdev);
187extern int rv370_pcie_gart_enable(struct radeon_device *rdev);
188extern void rv370_pcie_gart_disable(struct radeon_device *rdev);
Alex Deucher89e51812012-02-23 17:53:38 -0500[diff] [blame]189extern int r300_mc_wait_for_idle(struct radeon_device *rdev);
Pauli Nieminen44ca7472010-02-11 17:25:47 +0000[diff] [blame]190
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]191/*
192 * r420,r423,rv410
193 */
Jerome Glisse9f022dd2009-09-11 15:35:22 +0200[diff] [blame]194extern int r420_init(struct radeon_device *rdev);
195extern void r420_fini(struct radeon_device *rdev);
196extern int r420_suspend(struct radeon_device *rdev);
197extern int r420_resume(struct radeon_device *rdev);
Alex Deucherce8f5372010-05-07 15:10:16 -0400[diff] [blame]198extern void r420_pm_init_profile(struct radeon_device *rdev);
Daniel Vetter187f3da2010-11-28 19:06:09 +0100[diff] [blame]199extern u32 r420_mc_rreg(struct radeon_device *rdev, u32 reg);
200extern void r420_mc_wreg(struct radeon_device *rdev, u32 reg, u32 v);
201extern int r420_debugfs_pipes_info_init(struct radeon_device *rdev);
202extern void r420_pipes_init(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]203
204/*
205 * rs400,rs480
206 */
Jerome Glisseca6ffc62009-10-01 10:20:52 +0200[diff] [blame]207extern int rs400_init(struct radeon_device *rdev);
208extern void rs400_fini(struct radeon_device *rdev);
209extern int rs400_suspend(struct radeon_device *rdev);
210extern int rs400_resume(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]211void rs400_gart_tlb_flush(struct radeon_device *rdev);
Christian König7f90fc92014-06-04 15:29:57 +0200[diff] [blame]212void rs400_gart_set_page(struct radeon_device *rdev, unsigned i,
Michel Dänzer77497f22014-07-17 19:01:07 +0900[diff] [blame]213 uint64_t addr, uint32_t flags);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]214uint32_t rs400_mc_rreg(struct radeon_device *rdev, uint32_t reg);
215void rs400_mc_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);
Daniel Vetter187f3da2010-11-28 19:06:09 +0100[diff] [blame]216int rs400_gart_init(struct radeon_device *rdev);
217int rs400_gart_enable(struct radeon_device *rdev);
218void rs400_gart_adjust_size(struct radeon_device *rdev);
219void rs400_gart_disable(struct radeon_device *rdev);
220void rs400_gart_fini(struct radeon_device *rdev);
Alex Deucher89e51812012-02-23 17:53:38 -0500[diff] [blame]221extern int rs400_mc_wait_for_idle(struct radeon_device *rdev);
Daniel Vetter187f3da2010-11-28 19:06:09 +0100[diff] [blame]222
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]223/*
224 * rs600.
225 */
Jerome Glisse90aca4d2010-03-09 14:45:12 +0000[diff] [blame]226extern int rs600_asic_reset(struct radeon_device *rdev);
Jerome Glissec010f802009-09-30 22:09:06 +0200[diff] [blame]227extern int rs600_init(struct radeon_device *rdev);
228extern void rs600_fini(struct radeon_device *rdev);
229extern int rs600_suspend(struct radeon_device *rdev);
230extern int rs600_resume(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]231int rs600_irq_set(struct radeon_device *rdev);
Michel Dänzer7ed220d2009-08-13 11:10:51 +0200[diff] [blame]232int rs600_irq_process(struct radeon_device *rdev);
Daniel Vetter187f3da2010-11-28 19:06:09 +0100[diff] [blame]233void rs600_irq_disable(struct radeon_device *rdev);
Michel Dänzer7ed220d2009-08-13 11:10:51 +0200[diff] [blame]234u32 rs600_get_vblank_counter(struct radeon_device *rdev, int crtc);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]235void rs600_gart_tlb_flush(struct radeon_device *rdev);
Christian König7f90fc92014-06-04 15:29:57 +0200[diff] [blame]236void rs600_gart_set_page(struct radeon_device *rdev, unsigned i,
Michel Dänzer77497f22014-07-17 19:01:07 +0900[diff] [blame]237 uint64_t addr, uint32_t flags);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]238uint32_t rs600_mc_rreg(struct radeon_device *rdev, uint32_t reg);
239void rs600_mc_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);
Jerome Glissec93bb852009-07-13 21:04:08 +0200[diff] [blame]240void rs600_bandwidth_update(struct radeon_device *rdev);
Alex Deucher429770b2009-12-04 15:26:55 -0500[diff] [blame]241void rs600_hpd_init(struct radeon_device *rdev);
242void rs600_hpd_fini(struct radeon_device *rdev);
243bool rs600_hpd_sense(struct radeon_device *rdev, enum radeon_hpd_id hpd);
244void rs600_hpd_set_polarity(struct radeon_device *rdev,
245 enum radeon_hpd_id hpd);
Alex Deucher49e02b72010-04-23 17:57:27 -0400[diff] [blame]246extern void rs600_pm_misc(struct radeon_device *rdev);
247extern void rs600_pm_prepare(struct radeon_device *rdev);
248extern void rs600_pm_finish(struct radeon_device *rdev);
Christian König157fa142014-05-27 16:49:20 +0200[diff] [blame]249extern void rs600_page_flip(struct radeon_device *rdev, int crtc,
250 u64 crtc_base);
251extern bool rs600_page_flip_pending(struct radeon_device *rdev, int crtc);
Daniel Vetter187f3da2010-11-28 19:06:09 +0100[diff] [blame]252void rs600_set_safe_registers(struct radeon_device *rdev);
Alex Deucher3ae19b72012-02-23 17:53:37 -0500[diff] [blame]253extern void avivo_wait_for_vblank(struct radeon_device *rdev, int crtc);
Alex Deucher89e51812012-02-23 17:53:38 -0500[diff] [blame]254extern int rs600_mc_wait_for_idle(struct radeon_device *rdev);
Alex Deucher429770b2009-12-04 15:26:55 -0500[diff] [blame]255
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]256/*
257 * rs690,rs740
258 */
Jerome Glisse3bc68532009-10-01 09:39:24 +0200[diff] [blame]259int rs690_init(struct radeon_device *rdev);
260void rs690_fini(struct radeon_device *rdev);
261int rs690_resume(struct radeon_device *rdev);
262int rs690_suspend(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]263uint32_t rs690_mc_rreg(struct radeon_device *rdev, uint32_t reg);
264void rs690_mc_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);
Jerome Glissec93bb852009-07-13 21:04:08 +0200[diff] [blame]265void rs690_bandwidth_update(struct radeon_device *rdev);
Daniel Vetter187f3da2010-11-28 19:06:09 +0100[diff] [blame]266void rs690_line_buffer_adjust(struct radeon_device *rdev,
267 struct drm_display_mode *mode1,
268 struct drm_display_mode *mode2);
Alex Deucher89e51812012-02-23 17:53:38 -0500[diff] [blame]269extern int rs690_mc_wait_for_idle(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]270
271/*
272 * rv515
273 */
Daniel Vetter187f3da2010-11-28 19:06:09 +0100[diff] [blame]274struct rv515_mc_save {
Daniel Vetter187f3da2010-11-28 19:06:09 +0100[diff] [blame]275 u32 vga_render_control;
276 u32 vga_hdp_control;
Alex Deucher6253e4c2012-12-12 14:30:32 -0500[diff] [blame]277 bool crtc_enabled[2];
Daniel Vetter187f3da2010-11-28 19:06:09 +0100[diff] [blame]278};
Jerome Glisse81ee8fb2012-07-27 16:32:24 -0400[diff] [blame]279
Jerome Glisse068a1172009-06-17 13:28:30 +0200[diff] [blame]280int rv515_init(struct radeon_device *rdev);
Jerome Glissed39c3b82009-09-28 18:34:43 +0200[diff] [blame]281void rv515_fini(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]282uint32_t rv515_mc_rreg(struct radeon_device *rdev, uint32_t reg);
283void rv515_mc_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);
Alex Deucherf7128122012-02-23 17:53:45 -0500[diff] [blame]284void rv515_ring_start(struct radeon_device *rdev, struct radeon_ring *ring);
Jerome Glissec93bb852009-07-13 21:04:08 +0200[diff] [blame]285void rv515_bandwidth_update(struct radeon_device *rdev);
Jerome Glissed39c3b82009-09-28 18:34:43 +0200[diff] [blame]286int rv515_resume(struct radeon_device *rdev);
287int rv515_suspend(struct radeon_device *rdev);
Daniel Vetter187f3da2010-11-28 19:06:09 +0100[diff] [blame]288void rv515_bandwidth_avivo_update(struct radeon_device *rdev);
289void rv515_vga_render_disable(struct radeon_device *rdev);
290void rv515_set_safe_registers(struct radeon_device *rdev);
291void rv515_mc_stop(struct radeon_device *rdev, struct rv515_mc_save *save);
292void rv515_mc_resume(struct radeon_device *rdev, struct rv515_mc_save *save);
293void rv515_clock_startup(struct radeon_device *rdev);
294void rv515_debugfs(struct radeon_device *rdev);
Alex Deucher89e51812012-02-23 17:53:38 -0500[diff] [blame]295int rv515_mc_wait_for_idle(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]296
297/*
298 * r520,rv530,rv560,rv570,r580
299 */
Jerome Glissed39c3b82009-09-28 18:34:43 +0200[diff] [blame]300int r520_init(struct radeon_device *rdev);
Jerome Glissef0ed1f62009-09-28 20:39:19 +0200[diff] [blame]301int r520_resume(struct radeon_device *rdev);
Alex Deucher89e51812012-02-23 17:53:38 -0500[diff] [blame]302int r520_mc_wait_for_idle(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]303
304/*
Jerome Glisse3ce0a232009-09-08 10:10:24 +1000[diff] [blame]305 * r600,rv610,rv630,rv620,rv635,rv670,rs780,rs880
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]306 */
Jerome Glisse3ce0a232009-09-08 10:10:24 +1000[diff] [blame]307int r600_init(struct radeon_device *rdev);
308void r600_fini(struct radeon_device *rdev);
309int r600_suspend(struct radeon_device *rdev);
310int r600_resume(struct radeon_device *rdev);
Dave Airlie28d52042009-09-21 14:33:58 +1000[diff] [blame]311void r600_vga_set_state(struct radeon_device *rdev, bool state);
Jerome Glisse3ce0a232009-09-08 10:10:24 +1000[diff] [blame]312int r600_wb_init(struct radeon_device *rdev);
313void r600_wb_fini(struct radeon_device *rdev);
Jerome Glisse3ce0a232009-09-08 10:10:24 +1000[diff] [blame]314void r600_pcie_gart_tlb_flush(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]315uint32_t r600_pciep_rreg(struct radeon_device *rdev, uint32_t reg);
316void r600_pciep_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);
Jerome Glisse3ce0a232009-09-08 10:10:24 +1000[diff] [blame]317int r600_cs_parse(struct radeon_cs_parser *p);
Alex Deuchercf4ccd02011-11-18 10:19:47 -0500[diff] [blame]318int r600_dma_cs_parse(struct radeon_cs_parser *p);
Jerome Glisse3ce0a232009-09-08 10:10:24 +1000[diff] [blame]319void r600_fence_ring_emit(struct radeon_device *rdev,
320 struct radeon_fence *fence);
Christian König1654b812013-11-12 12:58:05 +0100[diff] [blame]321bool r600_semaphore_ring_emit(struct radeon_device *rdev,
Christian Könige32eb502011-10-23 12:56:27 +0200[diff] [blame]322 struct radeon_ring *cp,
Christian König15d33322011-09-15 19:02:22 +0200[diff] [blame]323 struct radeon_semaphore *semaphore,
Christian König7b1f2482011-09-23 15:11:23 +0200[diff] [blame]324 bool emit_wait);
Alex Deucher4d756582012-09-27 15:08:35 -0400[diff] [blame]325void r600_dma_fence_ring_emit(struct radeon_device *rdev,
326 struct radeon_fence *fence);
Christian König1654b812013-11-12 12:58:05 +0100[diff] [blame]327bool r600_dma_semaphore_ring_emit(struct radeon_device *rdev,
Alex Deucher4d756582012-09-27 15:08:35 -0400[diff] [blame]328 struct radeon_ring *ring,
329 struct radeon_semaphore *semaphore,
330 bool emit_wait);
331void r600_dma_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib);
332bool r600_dma_is_lockup(struct radeon_device *rdev, struct radeon_ring *ring);
Alex Deucher123bc182013-01-24 11:37:19 -0500[diff] [blame]333bool r600_gfx_is_lockup(struct radeon_device *rdev, struct radeon_ring *cp);
Jerome Glissea2d07b72010-03-09 14:45:11 +0000[diff] [blame]334int r600_asic_reset(struct radeon_device *rdev);
Jerome Glisse3ce0a232009-09-08 10:10:24 +1000[diff] [blame]335int r600_set_surface_reg(struct radeon_device *rdev, int reg,
336 uint32_t tiling_flags, uint32_t pitch,
337 uint32_t offset, uint32_t obj_size);
Daniel Vetter9479c542010-03-11 21:19:16 +0000[diff] [blame]338void r600_clear_surface_reg(struct radeon_device *rdev, int reg);
Alex Deucherf7128122012-02-23 17:53:45 -0500[diff] [blame]339int r600_ib_test(struct radeon_device *rdev, struct radeon_ring *ring);
Alex Deucher4d756582012-09-27 15:08:35 -0400[diff] [blame]340int r600_dma_ib_test(struct radeon_device *rdev, struct radeon_ring *ring);
Jerome Glisse3ce0a232009-09-08 10:10:24 +1000[diff] [blame]341void r600_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib);
Christian Könige32eb502011-10-23 12:56:27 +0200[diff] [blame]342int r600_ring_test(struct radeon_device *rdev, struct radeon_ring *cp);
Alex Deucher4d756582012-09-27 15:08:35 -0400[diff] [blame]343int r600_dma_ring_test(struct radeon_device *rdev, struct radeon_ring *cp);
Alex Deucher072b5ac2013-07-11 14:48:05 -0400[diff] [blame]344int r600_copy_cpdma(struct radeon_device *rdev,
345 uint64_t src_offset, uint64_t dst_offset,
346 unsigned num_gpu_pages, struct radeon_fence **fence);
Alex Deucher4d756582012-09-27 15:08:35 -0400[diff] [blame]347int r600_copy_dma(struct radeon_device *rdev,
348 uint64_t src_offset, uint64_t dst_offset,
349 unsigned num_gpu_pages, struct radeon_fence **fence);
Alex Deucher429770b2009-12-04 15:26:55 -0500[diff] [blame]350void r600_hpd_init(struct radeon_device *rdev);
351void r600_hpd_fini(struct radeon_device *rdev);
352bool r600_hpd_sense(struct radeon_device *rdev, enum radeon_hpd_id hpd);
353void r600_hpd_set_polarity(struct radeon_device *rdev,
354 enum radeon_hpd_id hpd);
Michel Dänzer124764f2014-07-31 18:43:48 +0900[diff] [blame]355extern void r600_mmio_hdp_flush(struct radeon_device *rdev);
Alex Deucherdef9ba92010-04-22 12:39:58 -0400[diff] [blame]356extern bool r600_gui_idle(struct radeon_device *rdev);
Alex Deucher49e02b72010-04-23 17:57:27 -0400[diff] [blame]357extern void r600_pm_misc(struct radeon_device *rdev);
Alex Deucherce8f5372010-05-07 15:10:16 -0400[diff] [blame]358extern void r600_pm_init_profile(struct radeon_device *rdev);
359extern void rs780_pm_init_profile(struct radeon_device *rdev);
Samuel Li65337e62013-04-05 17:50:53 -0400[diff] [blame]360extern uint32_t rs780_mc_rreg(struct radeon_device *rdev, uint32_t reg);
361extern void rs780_mc_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);
Alex Deucherce8f5372010-05-07 15:10:16 -0400[diff] [blame]362extern void r600_pm_get_dynpm_state(struct radeon_device *rdev);
Alex Deucher3313e3d2011-01-06 18:49:34 -0500[diff] [blame]363extern void r600_set_pcie_lanes(struct radeon_device *rdev, int lanes);
364extern int r600_get_pcie_lanes(struct radeon_device *rdev);
Daniel Vetter3574dda2011-02-18 17:59:19 +0100[diff] [blame]365bool r600_card_posted(struct radeon_device *rdev);
366void r600_cp_stop(struct radeon_device *rdev);
367int r600_cp_start(struct radeon_device *rdev);
Christian Könige32eb502011-10-23 12:56:27 +0200[diff] [blame]368void r600_ring_init(struct radeon_device *rdev, struct radeon_ring *cp, unsigned ring_size);
Daniel Vetter3574dda2011-02-18 17:59:19 +0100[diff] [blame]369int r600_cp_resume(struct radeon_device *rdev);
370void r600_cp_fini(struct radeon_device *rdev);
371int r600_count_pipe_bits(uint32_t val);
372int r600_mc_wait_for_idle(struct radeon_device *rdev);
373int r600_pcie_gart_init(struct radeon_device *rdev);
374void r600_scratch_init(struct radeon_device *rdev);
Daniel Vetter3574dda2011-02-18 17:59:19 +0100[diff] [blame]375int r600_init_microcode(struct radeon_device *rdev);
Alex Deucherea31bf62013-12-09 19:44:30 -0500[diff] [blame]376u32 r600_gfx_get_rptr(struct radeon_device *rdev,
377 struct radeon_ring *ring);
378u32 r600_gfx_get_wptr(struct radeon_device *rdev,
379 struct radeon_ring *ring);
380void r600_gfx_set_wptr(struct radeon_device *rdev,
381 struct radeon_ring *ring);
Daniel Vetter3574dda2011-02-18 17:59:19 +0100[diff] [blame]382/* r600 irq */
383int r600_irq_process(struct radeon_device *rdev);
384int r600_irq_init(struct radeon_device *rdev);
385void r600_irq_fini(struct radeon_device *rdev);
386void r600_ih_ring_init(struct radeon_device *rdev, unsigned ring_size);
387int r600_irq_set(struct radeon_device *rdev);
388void r600_irq_suspend(struct radeon_device *rdev);
389void r600_disable_interrupts(struct radeon_device *rdev);
390void r600_rlc_stop(struct radeon_device *rdev);
391/* r600 audio */
392int r600_audio_init(struct radeon_device *rdev);
Alex Deucherb5306022013-07-31 16:51:33 -0400[diff] [blame]393struct r600_audio_pin r600_audio_status(struct radeon_device *rdev);
Daniel Vetter3574dda2011-02-18 17:59:19 +0100[diff] [blame]394void r600_audio_fini(struct radeon_device *rdev);
Rafał Miłecki8f33a152014-05-16 11:36:24 +0200[diff] [blame]395void r600_audio_set_dto(struct drm_encoder *encoder, u32 clock);
396void r600_hdmi_update_avi_infoframe(struct drm_encoder *encoder, void *buffer,
397 size_t size);
398void r600_hdmi_update_ACR(struct drm_encoder *encoder, uint32_t clock);
399void r600_hdmi_audio_workaround(struct drm_encoder *encoder);
Daniel Vetter3574dda2011-02-18 17:59:19 +0100[diff] [blame]400int r600_hdmi_buffer_status_changed(struct drm_encoder *encoder);
401void r600_hdmi_update_audio_settings(struct drm_encoder *encoder);
Alex Deuchera973bea2013-04-18 11:32:16 -0400[diff] [blame]402void r600_hdmi_enable(struct drm_encoder *encoder, bool enable);
403void r600_hdmi_setmode(struct drm_encoder *encoder, struct drm_display_mode *mode);
Alex Deucher89e51812012-02-23 17:53:38 -0500[diff] [blame]404int r600_mc_wait_for_idle(struct radeon_device *rdev);
Alex Deucher454d2e22013-02-14 10:04:02 -0500[diff] [blame]405u32 r600_get_xclk(struct radeon_device *rdev);
Alex Deucherd0418892013-01-24 10:35:23 -0500[diff] [blame]406uint64_t r600_get_gpu_clock_counter(struct radeon_device *rdev);
Alex Deucher6bd1c382013-06-21 14:38:03 -0400[diff] [blame]407int rv6xx_get_temp(struct radeon_device *rdev);
Alex Deucher1b9ba702013-09-05 09:52:37 -0400[diff] [blame]408int r600_set_uvd_clocks(struct radeon_device *rdev, u32 vclk, u32 dclk);
Alex Deucher98243912013-01-16 13:13:42 -0500[diff] [blame]409int r600_dpm_pre_set_power_state(struct radeon_device *rdev);
410void r600_dpm_post_set_power_state(struct radeon_device *rdev);
Alex Deuchera4643ba2013-12-19 12:18:13 -0500[diff] [blame]411int r600_dpm_late_enable(struct radeon_device *rdev);
Christian König2e1e6da2013-08-13 11:56:52 +0200[diff] [blame]412/* r600 dma */
413uint32_t r600_dma_get_rptr(struct radeon_device *rdev,
414 struct radeon_ring *ring);
415uint32_t r600_dma_get_wptr(struct radeon_device *rdev,
416 struct radeon_ring *ring);
417void r600_dma_set_wptr(struct radeon_device *rdev,
418 struct radeon_ring *ring);
Alex Deucher4a6369e2013-04-12 14:04:10 -0400[diff] [blame]419/* rv6xx dpm */
420int rv6xx_dpm_init(struct radeon_device *rdev);
421int rv6xx_dpm_enable(struct radeon_device *rdev);
422void rv6xx_dpm_disable(struct radeon_device *rdev);
423int rv6xx_dpm_set_power_state(struct radeon_device *rdev);
424void rv6xx_setup_asic(struct radeon_device *rdev);
425void rv6xx_dpm_display_configuration_changed(struct radeon_device *rdev);
426void rv6xx_dpm_fini(struct radeon_device *rdev);
427u32 rv6xx_dpm_get_sclk(struct radeon_device *rdev, bool low);
428u32 rv6xx_dpm_get_mclk(struct radeon_device *rdev, bool low);
429void rv6xx_dpm_print_power_state(struct radeon_device *rdev,
430 struct radeon_ps *ps);
Alex Deucher242916a2013-06-28 14:20:53 -0400[diff] [blame]431void rv6xx_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,
432 struct seq_file *m);
Alex Deucherf4f85a82013-07-25 20:07:25 -0400[diff] [blame]433int rv6xx_dpm_force_performance_level(struct radeon_device *rdev,
434 enum radeon_dpm_forced_level level);
Alex Deucher9d670062013-04-12 13:59:22 -0400[diff] [blame]435/* rs780 dpm */
436int rs780_dpm_init(struct radeon_device *rdev);
437int rs780_dpm_enable(struct radeon_device *rdev);
438void rs780_dpm_disable(struct radeon_device *rdev);
439int rs780_dpm_set_power_state(struct radeon_device *rdev);
440void rs780_dpm_setup_asic(struct radeon_device *rdev);
441void rs780_dpm_display_configuration_changed(struct radeon_device *rdev);
442void rs780_dpm_fini(struct radeon_device *rdev);
443u32 rs780_dpm_get_sclk(struct radeon_device *rdev, bool low);
444u32 rs780_dpm_get_mclk(struct radeon_device *rdev, bool low);
445void rs780_dpm_print_power_state(struct radeon_device *rdev,
446 struct radeon_ps *ps);
Alex Deucher444bddc2013-07-02 13:05:23 -0400[diff] [blame]447void rs780_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,
448 struct seq_file *m);
Anthoine Bourgeois63580c32013-09-03 13:52:19 -0400[diff] [blame]449int rs780_dpm_force_performance_level(struct radeon_device *rdev,
450 enum radeon_dpm_forced_level level);
Jerome Glisse3ce0a232009-09-08 10:10:24 +1000[diff] [blame]451
Jerome Glisse3ce0a232009-09-08 10:10:24 +1000[diff] [blame]452/*
453 * rv770,rv730,rv710,rv740
454 */
455int rv770_init(struct radeon_device *rdev);
456void rv770_fini(struct radeon_device *rdev);
457int rv770_suspend(struct radeon_device *rdev);
458int rv770_resume(struct radeon_device *rdev);
Daniel Vetter3574dda2011-02-18 17:59:19 +0100[diff] [blame]459void rv770_pm_misc(struct radeon_device *rdev);
Christian König157fa142014-05-27 16:49:20 +0200[diff] [blame]460void rv770_page_flip(struct radeon_device *rdev, int crtc, u64 crtc_base);
461bool rv770_page_flip_pending(struct radeon_device *rdev, int crtc);
Daniel Vetter3574dda2011-02-18 17:59:19 +0100[diff] [blame]462void r700_vram_gtt_location(struct radeon_device *rdev, struct radeon_mc *mc);
463void r700_cp_stop(struct radeon_device *rdev);
464void r700_cp_fini(struct radeon_device *rdev);
Alex Deucher43fb7782013-01-04 09:24:18 -0500[diff] [blame]465int rv770_copy_dma(struct radeon_device *rdev,
466 uint64_t src_offset, uint64_t dst_offset,
467 unsigned num_gpu_pages,
468 struct radeon_fence **fence);
Alex Deucher454d2e22013-02-14 10:04:02 -0500[diff] [blame]469u32 rv770_get_xclk(struct radeon_device *rdev);
Christian Königef0e6e62013-04-08 12:41:35 +0200[diff] [blame]470int rv770_set_uvd_clocks(struct radeon_device *rdev, u32 vclk, u32 dclk);
Alex Deucher6bd1c382013-06-21 14:38:03 -0400[diff] [blame]471int rv770_get_temp(struct radeon_device *rdev);
Rafał Miłecki8f33a152014-05-16 11:36:24 +0200[diff] [blame]472/* hdmi */
473void dce3_1_hdmi_setmode(struct drm_encoder *encoder, struct drm_display_mode *mode);
Alex Deucher66229b22013-06-26 00:11:19 -0400[diff] [blame]474/* rv7xx pm */
475int rv770_dpm_init(struct radeon_device *rdev);
476int rv770_dpm_enable(struct radeon_device *rdev);
Alex Deuchera3f11242013-12-19 13:48:36 -0500[diff] [blame]477int rv770_dpm_late_enable(struct radeon_device *rdev);
Alex Deucher66229b22013-06-26 00:11:19 -0400[diff] [blame]478void rv770_dpm_disable(struct radeon_device *rdev);
479int rv770_dpm_set_power_state(struct radeon_device *rdev);
480void rv770_dpm_setup_asic(struct radeon_device *rdev);
481void rv770_dpm_display_configuration_changed(struct radeon_device *rdev);
482void rv770_dpm_fini(struct radeon_device *rdev);
483u32 rv770_dpm_get_sclk(struct radeon_device *rdev, bool low);
484u32 rv770_dpm_get_mclk(struct radeon_device *rdev, bool low);
485void rv770_dpm_print_power_state(struct radeon_device *rdev,
486 struct radeon_ps *ps);
Alex Deucherbd210d12013-06-28 10:06:26 -0400[diff] [blame]487void rv770_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,
488 struct seq_file *m);
Alex Deucher8b5e6b72013-07-02 18:40:35 -0400[diff] [blame]489int rv770_dpm_force_performance_level(struct radeon_device *rdev,
490 enum radeon_dpm_forced_level level);
Alex Deucherb06195d2013-07-08 11:49:48 -0400[diff] [blame]491bool rv770_dpm_vblank_too_short(struct radeon_device *rdev);
Jerome Glisse3ce0a232009-09-08 10:10:24 +1000[diff] [blame]492
Alex Deucherbcc1c2a2010-01-12 17:54:34 -0500[diff] [blame]493/*
494 * evergreen
495 */
Daniel Vetter3574dda2011-02-18 17:59:19 +0100[diff] [blame]496struct evergreen_mc_save {
Daniel Vetter3574dda2011-02-18 17:59:19 +0100[diff] [blame]497 u32 vga_render_control;
498 u32 vga_hdp_control;
Alex Deucher62444b72012-08-15 17:18:42 -0400[diff] [blame]499 bool crtc_enabled[RADEON_MAX_CRTCS];
Daniel Vetter3574dda2011-02-18 17:59:19 +0100[diff] [blame]500};
Jerome Glisse81ee8fb2012-07-27 16:32:24 -0400[diff] [blame]501
Alex Deucher0fcdb612010-03-24 13:20:41 -0400[diff] [blame]502void evergreen_pcie_gart_tlb_flush(struct radeon_device *rdev);
Alex Deucherbcc1c2a2010-01-12 17:54:34 -0500[diff] [blame]503int evergreen_init(struct radeon_device *rdev);
504void evergreen_fini(struct radeon_device *rdev);
505int evergreen_suspend(struct radeon_device *rdev);
506int evergreen_resume(struct radeon_device *rdev);
Alex Deucher123bc182013-01-24 11:37:19 -0500[diff] [blame]507bool evergreen_gfx_is_lockup(struct radeon_device *rdev, struct radeon_ring *cp);
508bool evergreen_dma_is_lockup(struct radeon_device *rdev, struct radeon_ring *cp);
Jerome Glissea2d07b72010-03-09 14:45:11 +0000[diff] [blame]509int evergreen_asic_reset(struct radeon_device *rdev);
Alex Deucherbcc1c2a2010-01-12 17:54:34 -0500[diff] [blame]510void evergreen_bandwidth_update(struct radeon_device *rdev);
Alex Deucher12920592011-02-02 12:37:40 -0500[diff] [blame]511void evergreen_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib);
Alex Deucherbcc1c2a2010-01-12 17:54:34 -0500[diff] [blame]512void evergreen_hpd_init(struct radeon_device *rdev);
513void evergreen_hpd_fini(struct radeon_device *rdev);
514bool evergreen_hpd_sense(struct radeon_device *rdev, enum radeon_hpd_id hpd);
515void evergreen_hpd_set_polarity(struct radeon_device *rdev,
516 enum radeon_hpd_id hpd);
Alex Deucher45f9a392010-03-24 13:55:51 -0400[diff] [blame]517u32 evergreen_get_vblank_counter(struct radeon_device *rdev, int crtc);
518int evergreen_irq_set(struct radeon_device *rdev);
519int evergreen_irq_process(struct radeon_device *rdev);
Alex Deuchercb5fcbd2010-05-28 19:01:35 -0400[diff] [blame]520extern int evergreen_cs_parse(struct radeon_cs_parser *p);
Alex Deucherd2ead3e2012-12-13 09:55:45 -0500[diff] [blame]521extern int evergreen_dma_cs_parse(struct radeon_cs_parser *p);
Alex Deucher49e02b72010-04-23 17:57:27 -0400[diff] [blame]522extern void evergreen_pm_misc(struct radeon_device *rdev);
523extern void evergreen_pm_prepare(struct radeon_device *rdev);
524extern void evergreen_pm_finish(struct radeon_device *rdev);
Alex Deuchera4c9e2e2011-11-04 10:09:41 -0400[diff] [blame]525extern void sumo_pm_init_profile(struct radeon_device *rdev);
Alex Deucher27810fb2012-10-01 19:25:11 -0400[diff] [blame]526extern void btc_pm_init_profile(struct radeon_device *rdev);
Alex Deucher23d33ba2013-04-08 12:41:32 +0200[diff] [blame]527int sumo_set_uvd_clocks(struct radeon_device *rdev, u32 vclk, u32 dclk);
Alex Deuchera8b49252013-04-08 12:41:33 +0200[diff] [blame]528int evergreen_set_uvd_clocks(struct radeon_device *rdev, u32 vclk, u32 dclk);
Christian König157fa142014-05-27 16:49:20 +0200[diff] [blame]529extern void evergreen_page_flip(struct radeon_device *rdev, int crtc,
530 u64 crtc_base);
531extern bool evergreen_page_flip_pending(struct radeon_device *rdev, int crtc);
Alex Deucher3ae19b72012-02-23 17:53:37 -0500[diff] [blame]532extern void dce4_wait_for_vblank(struct radeon_device *rdev, int crtc);
Daniel Vetter3574dda2011-02-18 17:59:19 +0100[diff] [blame]533void evergreen_disable_interrupt_state(struct radeon_device *rdev);
Alex Deucher89e51812012-02-23 17:53:38 -0500[diff] [blame]534int evergreen_mc_wait_for_idle(struct radeon_device *rdev);
Alex Deucher233d1ad2012-12-04 15:25:59 -0500[diff] [blame]535void evergreen_dma_fence_ring_emit(struct radeon_device *rdev,
536 struct radeon_fence *fence);
537void evergreen_dma_ring_ib_execute(struct radeon_device *rdev,
538 struct radeon_ib *ib);
539int evergreen_copy_dma(struct radeon_device *rdev,
540 uint64_t src_offset, uint64_t dst_offset,
541 unsigned num_gpu_pages,
542 struct radeon_fence **fence);
Alex Deuchera973bea2013-04-18 11:32:16 -0400[diff] [blame]543void evergreen_hdmi_enable(struct drm_encoder *encoder, bool enable);
544void evergreen_hdmi_setmode(struct drm_encoder *encoder, struct drm_display_mode *mode);
Alex Deucher6bd1c382013-06-21 14:38:03 -0400[diff] [blame]545int evergreen_get_temp(struct radeon_device *rdev);
546int sumo_get_temp(struct radeon_device *rdev);
Alex Deucher29a15222012-12-14 11:57:36 -0500[diff] [blame]547int tn_get_temp(struct radeon_device *rdev);
Alex Deucherdc50ba72013-06-26 00:33:35 -0400[diff] [blame]548int cypress_dpm_init(struct radeon_device *rdev);
549void cypress_dpm_setup_asic(struct radeon_device *rdev);
550int cypress_dpm_enable(struct radeon_device *rdev);
551void cypress_dpm_disable(struct radeon_device *rdev);
552int cypress_dpm_set_power_state(struct radeon_device *rdev);
553void cypress_dpm_display_configuration_changed(struct radeon_device *rdev);
554void cypress_dpm_fini(struct radeon_device *rdev);
Alex Deucherd0b54bd2013-07-08 11:56:09 -0400[diff] [blame]555bool cypress_dpm_vblank_too_short(struct radeon_device *rdev);
Alex Deucher6596afd2013-06-26 00:15:24 -0400[diff] [blame]556int btc_dpm_init(struct radeon_device *rdev);
557void btc_dpm_setup_asic(struct radeon_device *rdev);
558int btc_dpm_enable(struct radeon_device *rdev);
559void btc_dpm_disable(struct radeon_device *rdev);
Alex Deuchere8a95392013-01-16 14:17:23 -0500[diff] [blame]560int btc_dpm_pre_set_power_state(struct radeon_device *rdev);
Alex Deucher6596afd2013-06-26 00:15:24 -0400[diff] [blame]561int btc_dpm_set_power_state(struct radeon_device *rdev);
Alex Deuchere8a95392013-01-16 14:17:23 -0500[diff] [blame]562void btc_dpm_post_set_power_state(struct radeon_device *rdev);
Alex Deucher6596afd2013-06-26 00:15:24 -0400[diff] [blame]563void btc_dpm_fini(struct radeon_device *rdev);
Alex Deuchere8a95392013-01-16 14:17:23 -0500[diff] [blame]564u32 btc_dpm_get_sclk(struct radeon_device *rdev, bool low);
565u32 btc_dpm_get_mclk(struct radeon_device *rdev, bool low);
Alex Deuchera84301c2013-07-08 12:03:55 -0400[diff] [blame]566bool btc_dpm_vblank_too_short(struct radeon_device *rdev);
Alex Deucher9f3f63f2014-01-30 11:19:22 -0500[diff] [blame]567void btc_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,
568 struct seq_file *m);
Alex Deucher80ea2c12013-04-12 14:56:21 -0400[diff] [blame]569int sumo_dpm_init(struct radeon_device *rdev);
570int sumo_dpm_enable(struct radeon_device *rdev);
Alex Deucher14ec9fa2013-12-19 11:56:52 -0500[diff] [blame]571int sumo_dpm_late_enable(struct radeon_device *rdev);
Alex Deucher80ea2c12013-04-12 14:56:21 -0400[diff] [blame]572void sumo_dpm_disable(struct radeon_device *rdev);
Alex Deucher422a56b2013-06-25 15:40:21 -0400[diff] [blame]573int sumo_dpm_pre_set_power_state(struct radeon_device *rdev);
Alex Deucher80ea2c12013-04-12 14:56:21 -0400[diff] [blame]574int sumo_dpm_set_power_state(struct radeon_device *rdev);
Alex Deucher422a56b2013-06-25 15:40:21 -0400[diff] [blame]575void sumo_dpm_post_set_power_state(struct radeon_device *rdev);
Alex Deucher80ea2c12013-04-12 14:56:21 -0400[diff] [blame]576void sumo_dpm_setup_asic(struct radeon_device *rdev);
577void sumo_dpm_display_configuration_changed(struct radeon_device *rdev);
578void sumo_dpm_fini(struct radeon_device *rdev);
579u32 sumo_dpm_get_sclk(struct radeon_device *rdev, bool low);
580u32 sumo_dpm_get_mclk(struct radeon_device *rdev, bool low);
581void sumo_dpm_print_power_state(struct radeon_device *rdev,
582 struct radeon_ps *ps);
Alex Deucherfb701602013-06-28 10:47:56 -0400[diff] [blame]583void sumo_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,
584 struct seq_file *m);
Alex Deucher5d5e5592013-07-02 18:50:09 -0400[diff] [blame]585int sumo_dpm_force_performance_level(struct radeon_device *rdev,
586 enum radeon_dpm_forced_level level);
Daniel Vetter4546b2c2011-02-18 17:59:21 +0100[diff] [blame]587
Alex Deuchere3487622011-03-02 20:07:36 -0500[diff] [blame]588/*
589 * cayman
590 */
Alex Deucherb40e7e12011-11-17 14:57:50 -0500[diff] [blame]591void cayman_fence_ring_emit(struct radeon_device *rdev,
592 struct radeon_fence *fence);
Alex Deuchere3487622011-03-02 20:07:36 -0500[diff] [blame]593void cayman_pcie_gart_tlb_flush(struct radeon_device *rdev);
594int cayman_init(struct radeon_device *rdev);
595void cayman_fini(struct radeon_device *rdev);
596int cayman_suspend(struct radeon_device *rdev);
597int cayman_resume(struct radeon_device *rdev);
Alex Deuchere3487622011-03-02 20:07:36 -0500[diff] [blame]598int cayman_asic_reset(struct radeon_device *rdev);
Jerome Glisse721604a2012-01-05 22:11:05 -0500[diff] [blame]599void cayman_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib);
600int cayman_vm_init(struct radeon_device *rdev);
601void cayman_vm_fini(struct radeon_device *rdev);
Alex Deucher498522b2012-10-02 14:43:38 -0400[diff] [blame]602void cayman_vm_flush(struct radeon_device *rdev, int ridx, struct radeon_vm *vm);
Christian König089a7862012-08-11 11:54:05 +0200[diff] [blame]603uint32_t cayman_vm_page_flags(struct radeon_device *rdev, uint32_t flags);
Jerome Glisse721604a2012-01-05 22:11:05 -0500[diff] [blame]604int evergreen_ib_parse(struct radeon_device *rdev, struct radeon_ib *ib);
Alex Deuchercd459e52012-12-13 12:17:38 -0500[diff] [blame]605int evergreen_dma_ib_parse(struct radeon_device *rdev, struct radeon_ib *ib);
Alex Deucherf60cbd12012-12-04 15:27:33 -0500[diff] [blame]606void cayman_dma_ring_ib_execute(struct radeon_device *rdev,
607 struct radeon_ib *ib);
Alex Deucher123bc182013-01-24 11:37:19 -0500[diff] [blame]608bool cayman_gfx_is_lockup(struct radeon_device *rdev, struct radeon_ring *ring);
Alex Deucherf60cbd12012-12-04 15:27:33 -0500[diff] [blame]609bool cayman_dma_is_lockup(struct radeon_device *rdev, struct radeon_ring *ring);
Christian König03f62ab2014-07-30 21:05:17 +0200[diff] [blame]610
611void cayman_dma_vm_copy_pages(struct radeon_device *rdev,
612 struct radeon_ib *ib,
613 uint64_t pe, uint64_t src,
614 unsigned count);
615void cayman_dma_vm_write_pages(struct radeon_device *rdev,
616 struct radeon_ib *ib,
617 uint64_t pe,
618 uint64_t addr, unsigned count,
619 uint32_t incr, uint32_t flags);
620void cayman_dma_vm_set_pages(struct radeon_device *rdev,
621 struct radeon_ib *ib,
622 uint64_t pe,
623 uint64_t addr, unsigned count,
624 uint32_t incr, uint32_t flags);
625void cayman_dma_vm_pad_ib(struct radeon_ib *ib);
Christian König24c16432013-10-30 11:51:09 -0400[diff] [blame]626
Alex Deucherf60cbd12012-12-04 15:27:33 -0500[diff] [blame]627void cayman_dma_vm_flush(struct radeon_device *rdev, int ridx, struct radeon_vm *vm);
Alex Deucher45f9a392010-03-24 13:55:51 -0400[diff] [blame]628
Alex Deucherea31bf62013-12-09 19:44:30 -0500[diff] [blame]629u32 cayman_gfx_get_rptr(struct radeon_device *rdev,
630 struct radeon_ring *ring);
631u32 cayman_gfx_get_wptr(struct radeon_device *rdev,
632 struct radeon_ring *ring);
633void cayman_gfx_set_wptr(struct radeon_device *rdev,
634 struct radeon_ring *ring);
635uint32_t cayman_dma_get_rptr(struct radeon_device *rdev,
636 struct radeon_ring *ring);
637uint32_t cayman_dma_get_wptr(struct radeon_device *rdev,
638 struct radeon_ring *ring);
639void cayman_dma_set_wptr(struct radeon_device *rdev,
640 struct radeon_ring *ring);
641
Alex Deucher69e0b572013-04-12 16:42:42 -0400[diff] [blame]642int ni_dpm_init(struct radeon_device *rdev);
643void ni_dpm_setup_asic(struct radeon_device *rdev);
644int ni_dpm_enable(struct radeon_device *rdev);
645void ni_dpm_disable(struct radeon_device *rdev);
Alex Deucherfee3d742013-01-16 14:35:39 -0500[diff] [blame]646int ni_dpm_pre_set_power_state(struct radeon_device *rdev);
Alex Deucher69e0b572013-04-12 16:42:42 -0400[diff] [blame]647int ni_dpm_set_power_state(struct radeon_device *rdev);
Alex Deucherfee3d742013-01-16 14:35:39 -0500[diff] [blame]648void ni_dpm_post_set_power_state(struct radeon_device *rdev);
Alex Deucher69e0b572013-04-12 16:42:42 -0400[diff] [blame]649void ni_dpm_fini(struct radeon_device *rdev);
650u32 ni_dpm_get_sclk(struct radeon_device *rdev, bool low);
651u32 ni_dpm_get_mclk(struct radeon_device *rdev, bool low);
652void ni_dpm_print_power_state(struct radeon_device *rdev,
653 struct radeon_ps *ps);
Alex Deucherbdf0c4f2013-06-28 17:49:02 -0400[diff] [blame]654void ni_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,
655 struct seq_file *m);
Alex Deucher170a47f2013-07-02 18:43:53 -0400[diff] [blame]656int ni_dpm_force_performance_level(struct radeon_device *rdev,
657 enum radeon_dpm_forced_level level);
Alex Deucher76ad73e2013-07-08 12:09:41 -0400[diff] [blame]658bool ni_dpm_vblank_too_short(struct radeon_device *rdev);
Alex Deucherd70229f2013-04-12 16:40:41 -0400[diff] [blame]659int trinity_dpm_init(struct radeon_device *rdev);
660int trinity_dpm_enable(struct radeon_device *rdev);
Alex Deucherbda44c12013-12-19 12:03:35 -0500[diff] [blame]661int trinity_dpm_late_enable(struct radeon_device *rdev);
Alex Deucherd70229f2013-04-12 16:40:41 -0400[diff] [blame]662void trinity_dpm_disable(struct radeon_device *rdev);
Alex Deuchera284c482013-01-16 13:53:40 -0500[diff] [blame]663int trinity_dpm_pre_set_power_state(struct radeon_device *rdev);
Alex Deucherd70229f2013-04-12 16:40:41 -0400[diff] [blame]664int trinity_dpm_set_power_state(struct radeon_device *rdev);
Alex Deuchera284c482013-01-16 13:53:40 -0500[diff] [blame]665void trinity_dpm_post_set_power_state(struct radeon_device *rdev);
Alex Deucherd70229f2013-04-12 16:40:41 -0400[diff] [blame]666void trinity_dpm_setup_asic(struct radeon_device *rdev);
667void trinity_dpm_display_configuration_changed(struct radeon_device *rdev);
668void trinity_dpm_fini(struct radeon_device *rdev);
669u32 trinity_dpm_get_sclk(struct radeon_device *rdev, bool low);
670u32 trinity_dpm_get_mclk(struct radeon_device *rdev, bool low);
671void trinity_dpm_print_power_state(struct radeon_device *rdev,
672 struct radeon_ps *ps);
Alex Deucher490ab932013-06-28 12:01:38 -0400[diff] [blame]673void trinity_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,
674 struct seq_file *m);
Alex Deucher9b5de592013-07-02 18:52:10 -0400[diff] [blame]675int trinity_dpm_force_performance_level(struct radeon_device *rdev,
676 enum radeon_dpm_forced_level level);
Alex Deucher11877062013-09-09 19:19:52 -0400[diff] [blame]677void trinity_dpm_enable_bapm(struct radeon_device *rdev, bool enable);
Alex Deucherd70229f2013-04-12 16:40:41 -0400[diff] [blame]678
Alex Deucher43b3cd92012-03-20 17:18:00 -0400[diff] [blame]679/* DCE6 - SI */
680void dce6_bandwidth_update(struct radeon_device *rdev);
Alex Deucherb5306022013-07-31 16:51:33 -0400[diff] [blame]681int dce6_audio_init(struct radeon_device *rdev);
682void dce6_audio_fini(struct radeon_device *rdev);
Alex Deucher43b3cd92012-03-20 17:18:00 -0400[diff] [blame]683
Alex Deucher02779c02012-03-20 17:18:25 -0400[diff] [blame]684/*
685 * si
686 */
687void si_fence_ring_emit(struct radeon_device *rdev,
688 struct radeon_fence *fence);
689void si_pcie_gart_tlb_flush(struct radeon_device *rdev);
690int si_init(struct radeon_device *rdev);
691void si_fini(struct radeon_device *rdev);
692int si_suspend(struct radeon_device *rdev);
693int si_resume(struct radeon_device *rdev);
Alex Deucher123bc182013-01-24 11:37:19 -0500[diff] [blame]694bool si_gfx_is_lockup(struct radeon_device *rdev, struct radeon_ring *cp);
695bool si_dma_is_lockup(struct radeon_device *rdev, struct radeon_ring *cp);
Alex Deucher02779c02012-03-20 17:18:25 -0400[diff] [blame]696int si_asic_reset(struct radeon_device *rdev);
697void si_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib);
698int si_irq_set(struct radeon_device *rdev);
699int si_irq_process(struct radeon_device *rdev);
700int si_vm_init(struct radeon_device *rdev);
701void si_vm_fini(struct radeon_device *rdev);
Alex Deucher498522b2012-10-02 14:43:38 -0400[diff] [blame]702void si_vm_flush(struct radeon_device *rdev, int ridx, struct radeon_vm *vm);
Alex Deucher02779c02012-03-20 17:18:25 -0400[diff] [blame]703int si_ib_parse(struct radeon_device *rdev, struct radeon_ib *ib);
Alex Deucher8c5fd7e2012-12-04 15:28:18 -0500[diff] [blame]704int si_copy_dma(struct radeon_device *rdev,
705 uint64_t src_offset, uint64_t dst_offset,
706 unsigned num_gpu_pages,
707 struct radeon_fence **fence);
Christian König03f62ab2014-07-30 21:05:17 +0200[diff] [blame]708
709void si_dma_vm_copy_pages(struct radeon_device *rdev,
710 struct radeon_ib *ib,
711 uint64_t pe, uint64_t src,
712 unsigned count);
713void si_dma_vm_write_pages(struct radeon_device *rdev,
714 struct radeon_ib *ib,
715 uint64_t pe,
716 uint64_t addr, unsigned count,
717 uint32_t incr, uint32_t flags);
718void si_dma_vm_set_pages(struct radeon_device *rdev,
719 struct radeon_ib *ib,
720 uint64_t pe,
721 uint64_t addr, unsigned count,
722 uint32_t incr, uint32_t flags);
723
Alex Deucher8c5fd7e2012-12-04 15:28:18 -0500[diff] [blame]724void si_dma_vm_flush(struct radeon_device *rdev, int ridx, struct radeon_vm *vm);
Alex Deucher454d2e22013-02-14 10:04:02 -0500[diff] [blame]725u32 si_get_xclk(struct radeon_device *rdev);
Alex Deucherd0418892013-01-24 10:35:23 -0500[diff] [blame]726uint64_t si_get_gpu_clock_counter(struct radeon_device *rdev);
Christian König2539eb02013-04-08 12:41:34 +0200[diff] [blame]727int si_set_uvd_clocks(struct radeon_device *rdev, u32 vclk, u32 dclk);
Alex Deucher6bd1c382013-06-21 14:38:03 -0400[diff] [blame]728int si_get_temp(struct radeon_device *rdev);
Alex Deuchera9e61412013-06-25 17:56:16 -0400[diff] [blame]729int si_dpm_init(struct radeon_device *rdev);
730void si_dpm_setup_asic(struct radeon_device *rdev);
731int si_dpm_enable(struct radeon_device *rdev);
Alex Deucher963c1152013-12-19 13:54:35 -0500[diff] [blame]732int si_dpm_late_enable(struct radeon_device *rdev);
Alex Deuchera9e61412013-06-25 17:56:16 -0400[diff] [blame]733void si_dpm_disable(struct radeon_device *rdev);
734int si_dpm_pre_set_power_state(struct radeon_device *rdev);
735int si_dpm_set_power_state(struct radeon_device *rdev);
736void si_dpm_post_set_power_state(struct radeon_device *rdev);
737void si_dpm_fini(struct radeon_device *rdev);
738void si_dpm_display_configuration_changed(struct radeon_device *rdev);
Alex Deucher79821282013-06-28 18:02:19 -0400[diff] [blame]739void si_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,
740 struct seq_file *m);
Alex Deuchera160a6a2013-07-02 18:46:28 -0400[diff] [blame]741int si_dpm_force_performance_level(struct radeon_device *rdev,
742 enum radeon_dpm_forced_level level);
Alex Deucher02779c02012-03-20 17:18:25 -0400[diff] [blame]743
Alex Deucher0672e272013-04-09 16:22:31 -0400[diff] [blame]744/* DCE8 - CIK */
745void dce8_bandwidth_update(struct radeon_device *rdev);
746
Alex Deucher44fa3462012-12-18 22:17:00 -0500[diff] [blame]747/*
748 * cik
749 */
750uint64_t cik_get_gpu_clock_counter(struct radeon_device *rdev);
Alex Deucher2c679122013-04-09 13:32:18 -0400[diff] [blame]751u32 cik_get_xclk(struct radeon_device *rdev);
Alex Deucher6e2c3c02013-04-03 19:28:32 -0400[diff] [blame]752uint32_t cik_pciep_rreg(struct radeon_device *rdev, uint32_t reg);
753void cik_pciep_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);
Christian König87167bb2013-04-09 13:39:21 -0400[diff] [blame]754int cik_set_uvd_clocks(struct radeon_device *rdev, u32 vclk, u32 dclk);
Alex Deucher5ad6bf92013-08-22 17:09:06 -0400[diff] [blame]755int cik_set_vce_clocks(struct radeon_device *rdev, u32 evclk, u32 ecclk);
Alex Deucher0672e272013-04-09 16:22:31 -0400[diff] [blame]756void cik_sdma_fence_ring_emit(struct radeon_device *rdev,
757 struct radeon_fence *fence);
Christian König1654b812013-11-12 12:58:05 +0100[diff] [blame]758bool cik_sdma_semaphore_ring_emit(struct radeon_device *rdev,
Alex Deucher0672e272013-04-09 16:22:31 -0400[diff] [blame]759 struct radeon_ring *ring,
760 struct radeon_semaphore *semaphore,
761 bool emit_wait);
762void cik_sdma_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib);
763int cik_copy_dma(struct radeon_device *rdev,
764 uint64_t src_offset, uint64_t dst_offset,
765 unsigned num_gpu_pages,
766 struct radeon_fence **fence);
Alex Deucherc9dbd702013-10-01 16:36:51 -0400[diff] [blame]767int cik_copy_cpdma(struct radeon_device *rdev,
768 uint64_t src_offset, uint64_t dst_offset,
769 unsigned num_gpu_pages,
770 struct radeon_fence **fence);
Alex Deucher0672e272013-04-09 16:22:31 -0400[diff] [blame]771int cik_sdma_ring_test(struct radeon_device *rdev, struct radeon_ring *ring);
772int cik_sdma_ib_test(struct radeon_device *rdev, struct radeon_ring *ring);
773bool cik_sdma_is_lockup(struct radeon_device *rdev, struct radeon_ring *ring);
774void cik_fence_gfx_ring_emit(struct radeon_device *rdev,
775 struct radeon_fence *fence);
776void cik_fence_compute_ring_emit(struct radeon_device *rdev,
777 struct radeon_fence *fence);
Christian König1654b812013-11-12 12:58:05 +0100[diff] [blame]778bool cik_semaphore_ring_emit(struct radeon_device *rdev,
Alex Deucher0672e272013-04-09 16:22:31 -0400[diff] [blame]779 struct radeon_ring *cp,
780 struct radeon_semaphore *semaphore,
781 bool emit_wait);
782void cik_pcie_gart_tlb_flush(struct radeon_device *rdev);
783int cik_init(struct radeon_device *rdev);
784void cik_fini(struct radeon_device *rdev);
785int cik_suspend(struct radeon_device *rdev);
786int cik_resume(struct radeon_device *rdev);
787bool cik_gfx_is_lockup(struct radeon_device *rdev, struct radeon_ring *cp);
788int cik_asic_reset(struct radeon_device *rdev);
789void cik_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib);
790int cik_ring_test(struct radeon_device *rdev, struct radeon_ring *ring);
791int cik_ib_test(struct radeon_device *rdev, struct radeon_ring *ring);
792int cik_irq_set(struct radeon_device *rdev);
793int cik_irq_process(struct radeon_device *rdev);
794int cik_vm_init(struct radeon_device *rdev);
795void cik_vm_fini(struct radeon_device *rdev);
796void cik_vm_flush(struct radeon_device *rdev, int ridx, struct radeon_vm *vm);
Christian König03f62ab2014-07-30 21:05:17 +0200[diff] [blame]797
798void cik_sdma_vm_copy_pages(struct radeon_device *rdev,
799 struct radeon_ib *ib,
800 uint64_t pe, uint64_t src,
801 unsigned count);
802void cik_sdma_vm_write_pages(struct radeon_device *rdev,
803 struct radeon_ib *ib,
804 uint64_t pe,
805 uint64_t addr, unsigned count,
806 uint32_t incr, uint32_t flags);
807void cik_sdma_vm_set_pages(struct radeon_device *rdev,
808 struct radeon_ib *ib,
809 uint64_t pe,
810 uint64_t addr, unsigned count,
811 uint32_t incr, uint32_t flags);
812void cik_sdma_vm_pad_ib(struct radeon_ib *ib);
813
Alex Deucher0672e272013-04-09 16:22:31 -0400[diff] [blame]814void cik_dma_vm_flush(struct radeon_device *rdev, int ridx, struct radeon_vm *vm);
815int cik_ib_parse(struct radeon_device *rdev, struct radeon_ib *ib);
Alex Deucherea31bf62013-12-09 19:44:30 -0500[diff] [blame]816u32 cik_gfx_get_rptr(struct radeon_device *rdev,
817 struct radeon_ring *ring);
818u32 cik_gfx_get_wptr(struct radeon_device *rdev,
819 struct radeon_ring *ring);
820void cik_gfx_set_wptr(struct radeon_device *rdev,
821 struct radeon_ring *ring);
822u32 cik_compute_get_rptr(struct radeon_device *rdev,
823 struct radeon_ring *ring);
824u32 cik_compute_get_wptr(struct radeon_device *rdev,
825 struct radeon_ring *ring);
826void cik_compute_set_wptr(struct radeon_device *rdev,
827 struct radeon_ring *ring);
828u32 cik_sdma_get_rptr(struct radeon_device *rdev,
829 struct radeon_ring *ring);
830u32 cik_sdma_get_wptr(struct radeon_device *rdev,
831 struct radeon_ring *ring);
832void cik_sdma_set_wptr(struct radeon_device *rdev,
833 struct radeon_ring *ring);
Alex Deucher286d9cc2013-06-21 15:50:47 -0400[diff] [blame]834int ci_get_temp(struct radeon_device *rdev);
835int kv_get_temp(struct radeon_device *rdev);
Alex Deucher44fa3462012-12-18 22:17:00 -0500[diff] [blame]836
Alex Deuchercc8dbbb2013-08-14 01:03:41 -0400[diff] [blame]837int ci_dpm_init(struct radeon_device *rdev);
838int ci_dpm_enable(struct radeon_device *rdev);
Alex Deucher90208422013-12-19 13:59:46 -0500[diff] [blame]839int ci_dpm_late_enable(struct radeon_device *rdev);
Alex Deuchercc8dbbb2013-08-14 01:03:41 -0400[diff] [blame]840void ci_dpm_disable(struct radeon_device *rdev);
841int ci_dpm_pre_set_power_state(struct radeon_device *rdev);
842int ci_dpm_set_power_state(struct radeon_device *rdev);
843void ci_dpm_post_set_power_state(struct radeon_device *rdev);
844void ci_dpm_setup_asic(struct radeon_device *rdev);
845void ci_dpm_display_configuration_changed(struct radeon_device *rdev);
846void ci_dpm_fini(struct radeon_device *rdev);
847u32 ci_dpm_get_sclk(struct radeon_device *rdev, bool low);
848u32 ci_dpm_get_mclk(struct radeon_device *rdev, bool low);
849void ci_dpm_print_power_state(struct radeon_device *rdev,
850 struct radeon_ps *ps);
Alex Deucher94b4adc2013-07-15 17:34:33 -0400[diff] [blame]851void ci_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,
852 struct seq_file *m);
Alex Deucher89536fd2013-07-15 18:14:24 -0400[diff] [blame]853int ci_dpm_force_performance_level(struct radeon_device *rdev,
854 enum radeon_dpm_forced_level level);
Alex Deucher54961312013-07-15 18:24:31 -0400[diff] [blame]855bool ci_dpm_vblank_too_short(struct radeon_device *rdev);
Alex Deucher942bdf72013-08-09 10:05:24 -0400[diff] [blame]856void ci_dpm_powergate_uvd(struct radeon_device *rdev, bool gate);
Alex Deuchercc8dbbb2013-08-14 01:03:41 -0400[diff] [blame]857
Alex Deucher41a524a2013-08-14 01:01:40 -0400[diff] [blame]858int kv_dpm_init(struct radeon_device *rdev);
859int kv_dpm_enable(struct radeon_device *rdev);
Alex Deucherd8852c32013-12-19 14:03:36 -0500[diff] [blame]860int kv_dpm_late_enable(struct radeon_device *rdev);
Alex Deucher41a524a2013-08-14 01:01:40 -0400[diff] [blame]861void kv_dpm_disable(struct radeon_device *rdev);
862int kv_dpm_pre_set_power_state(struct radeon_device *rdev);
863int kv_dpm_set_power_state(struct radeon_device *rdev);
864void kv_dpm_post_set_power_state(struct radeon_device *rdev);
865void kv_dpm_setup_asic(struct radeon_device *rdev);
866void kv_dpm_display_configuration_changed(struct radeon_device *rdev);
867void kv_dpm_fini(struct radeon_device *rdev);
868u32 kv_dpm_get_sclk(struct radeon_device *rdev, bool low);
869u32 kv_dpm_get_mclk(struct radeon_device *rdev, bool low);
870void kv_dpm_print_power_state(struct radeon_device *rdev,
871 struct radeon_ps *ps);
Alex Deucherae3e40e2013-07-18 16:39:53 -0400[diff] [blame]872void kv_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,
873 struct seq_file *m);
Alex Deucher2b4c8022013-07-18 16:48:46 -0400[diff] [blame]874int kv_dpm_force_performance_level(struct radeon_device *rdev,
875 enum radeon_dpm_forced_level level);
Alex Deucher77df5082013-08-09 10:02:40 -0400[diff] [blame]876void kv_dpm_powergate_uvd(struct radeon_device *rdev, bool gate);
Alex Deucherb7a5ae92013-09-09 19:33:08 -0400[diff] [blame]877void kv_dpm_enable_bapm(struct radeon_device *rdev, bool enable);
Alex Deucher41a524a2013-08-14 01:01:40 -0400[diff] [blame]878
Christian Könige409b122013-08-13 11:56:53 +0200[diff] [blame]879/* uvd v1.0 */
880uint32_t uvd_v1_0_get_rptr(struct radeon_device *rdev,
881 struct radeon_ring *ring);
882uint32_t uvd_v1_0_get_wptr(struct radeon_device *rdev,
883 struct radeon_ring *ring);
884void uvd_v1_0_set_wptr(struct radeon_device *rdev,
885 struct radeon_ring *ring);
Christian König856754c2013-04-16 22:11:22 +0200[diff] [blame^]886int uvd_v1_0_resume(struct radeon_device *rdev);
Christian Könige409b122013-08-13 11:56:53 +0200[diff] [blame]887
888int uvd_v1_0_init(struct radeon_device *rdev);
889void uvd_v1_0_fini(struct radeon_device *rdev);
890int uvd_v1_0_start(struct radeon_device *rdev);
891void uvd_v1_0_stop(struct radeon_device *rdev);
892
893int uvd_v1_0_ring_test(struct radeon_device *rdev, struct radeon_ring *ring);
Christian König856754c2013-04-16 22:11:22 +0200[diff] [blame^]894void uvd_v1_0_fence_emit(struct radeon_device *rdev,
895 struct radeon_fence *fence);
Christian Könige409b122013-08-13 11:56:53 +0200[diff] [blame]896int uvd_v1_0_ib_test(struct radeon_device *rdev, struct radeon_ring *ring);
Christian König1654b812013-11-12 12:58:05 +0100[diff] [blame]897bool uvd_v1_0_semaphore_emit(struct radeon_device *rdev,
Christian Könige409b122013-08-13 11:56:53 +0200[diff] [blame]898 struct radeon_ring *ring,
899 struct radeon_semaphore *semaphore,
900 bool emit_wait);
901void uvd_v1_0_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib);
902
903/* uvd v2.2 */
904int uvd_v2_2_resume(struct radeon_device *rdev);
905void uvd_v2_2_fence_emit(struct radeon_device *rdev,
906 struct radeon_fence *fence);
907
908/* uvd v3.1 */
Christian König1654b812013-11-12 12:58:05 +0100[diff] [blame]909bool uvd_v3_1_semaphore_emit(struct radeon_device *rdev,
Christian Könige409b122013-08-13 11:56:53 +0200[diff] [blame]910 struct radeon_ring *ring,
911 struct radeon_semaphore *semaphore,
912 bool emit_wait);
913
914/* uvd v4.2 */
915int uvd_v4_2_resume(struct radeon_device *rdev);
916
Christian Königd93f7932013-05-23 12:10:04 +0200[diff] [blame]917/* vce v1.0 */
918uint32_t vce_v1_0_get_rptr(struct radeon_device *rdev,
919 struct radeon_ring *ring);
920uint32_t vce_v1_0_get_wptr(struct radeon_device *rdev,
921 struct radeon_ring *ring);
922void vce_v1_0_set_wptr(struct radeon_device *rdev,
923 struct radeon_ring *ring);
924int vce_v1_0_init(struct radeon_device *rdev);
925int vce_v1_0_start(struct radeon_device *rdev);
926
927/* vce v2.0 */
928int vce_v2_0_resume(struct radeon_device *rdev);
929
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]930#endif