Blame - drivers/gpu/drm/amd/amdgpu/tonga_ppsmc.h - kernel/msm-5.4

Alex Deucher

aaa36a9

2015-04-20 17:31:14 -0400

[diff] [blame^]

/*

*

* Permission is hereby granted, free of charge, to any person obtaining a

5

* copy of this software and associated documentation files (the "Software"),

6

* to deal in the Software without restriction, including without limitation

7

* the rights to use, copy, modify, merge, publish, distribute, sublicense,

8

* and/or sell copies of the Software, and to permit persons to whom the

9

* Software is furnished to do so, subject to the following conditions:

10

*

11

* The above copyright notice and this permission notice shall be included in

12

* all copies or substantial portions of the Software.

13

*

14

* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR

15

* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,

16

* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL

17

* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR

18

* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,

19

* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR

20

* OTHER DEALINGS IN THE SOFTWARE.

*

*/

#ifndef TONGA_PP_SMC_H

25

#define TONGA_PP_SMC_H

26

27

#pragma pack(push, 1)

28

29

#define PPSMC_SWSTATE_FLAG_DC 0x01

30

#define PPSMC_SWSTATE_FLAG_UVD 0x02

31

#define PPSMC_SWSTATE_FLAG_VCE 0x04

32

#define PPSMC_SWSTATE_FLAG_PCIE_X1 0x08

33

34

#define PPSMC_THERMAL_PROTECT_TYPE_INTERNAL 0x00

35

#define PPSMC_THERMAL_PROTECT_TYPE_EXTERNAL 0x01

36

#define PPSMC_THERMAL_PROTECT_TYPE_NONE 0xff

37

38

#define PPSMC_SYSTEMFLAG_GPIO_DC 0x01

39

#define PPSMC_SYSTEMFLAG_STEPVDDC 0x02

40

#define PPSMC_SYSTEMFLAG_GDDR5 0x04

41

42

#define PPSMC_SYSTEMFLAG_DISABLE_BABYSTEP 0x08

43

44

#define PPSMC_SYSTEMFLAG_REGULATOR_HOT 0x10

45

#define PPSMC_SYSTEMFLAG_REGULATOR_HOT_ANALOG 0x20

46

#define PPSMC_SYSTEMFLAG_12CHANNEL 0x40

47

48

#define PPSMC_EXTRAFLAGS_AC2DC_ACTION_MASK 0x07

49

#define PPSMC_EXTRAFLAGS_AC2DC_DONT_WAIT_FOR_VBLANK 0x08

50

51

#define PPSMC_EXTRAFLAGS_AC2DC_ACTION_GOTODPMLOWSTATE 0x00

52

#define PPSMC_EXTRAFLAGS_AC2DC_ACTION_GOTOINITIALSTATE 0x01

53

54

#define PPSMC_EXTRAFLAGS_AC2DC_GPIO5_POLARITY_HIGH 0x10

55

#define PPSMC_EXTRAFLAGS_DRIVER_TO_GPIO17 0x20

56

#define PPSMC_EXTRAFLAGS_PCC_TO_GPIO17 0x40

57

58

#define PPSMC_DPM2FLAGS_TDPCLMP 0x01

59

#define PPSMC_DPM2FLAGS_PWRSHFT 0x02

60

#define PPSMC_DPM2FLAGS_OCP 0x04

61

62

#define PPSMC_DISPLAY_WATERMARK_LOW 0

63

#define PPSMC_DISPLAY_WATERMARK_HIGH 1

64

65

#define PPSMC_STATEFLAG_AUTO_PULSE_SKIP 0x01

66

#define PPSMC_STATEFLAG_POWERBOOST 0x02

67

#define PPSMC_STATEFLAG_PSKIP_ON_TDP_FAULT 0x04

68

#define PPSMC_STATEFLAG_POWERSHIFT 0x08

69

#define PPSMC_STATEFLAG_SLOW_READ_MARGIN 0x10

70

#define PPSMC_STATEFLAG_DEEPSLEEP_THROTTLE 0x20

71

#define PPSMC_STATEFLAG_DEEPSLEEP_BYPASS 0x40

72

73

#define FDO_MODE_HARDWARE 0

74

#define FDO_MODE_PIECE_WISE_LINEAR 1

enum FAN_CONTROL {

FAN_CONTROL_FUZZY,

FAN_CONTROL_TABLE

};

#define PPSMC_Result_OK ((uint16_t)0x01)

82

#define PPSMC_Result_NoMore ((uint16_t)0x02)

83

#define PPSMC_Result_NotNow ((uint16_t)0x03)

84

#define PPSMC_Result_Failed ((uint16_t)0xFF)

85

#define PPSMC_Result_UnknownCmd ((uint16_t)0xFE)

86

#define PPSMC_Result_UnknownVT ((uint16_t)0xFD)

87

88

typedef uint16_t PPSMC_Result;

89

90

#define PPSMC_isERROR(x) ((uint16_t)0x80 & (x))

91

92

#define PPSMC_MSG_Halt ((uint16_t)0x10)

93

#define PPSMC_MSG_Resume ((uint16_t)0x11)

94

#define PPSMC_MSG_EnableDPMLevel ((uint16_t)0x12)

95

#define PPSMC_MSG_ZeroLevelsDisabled ((uint16_t)0x13)

96

#define PPSMC_MSG_OneLevelsDisabled ((uint16_t)0x14)

97

#define PPSMC_MSG_TwoLevelsDisabled ((uint16_t)0x15)

98

#define PPSMC_MSG_EnableThermalInterrupt ((uint16_t)0x16)

99

#define PPSMC_MSG_RunningOnAC ((uint16_t)0x17)

100

#define PPSMC_MSG_LevelUp ((uint16_t)0x18)

101

#define PPSMC_MSG_LevelDown ((uint16_t)0x19)

102

#define PPSMC_MSG_ResetDPMCounters ((uint16_t)0x1a)

103

#define PPSMC_MSG_SwitchToSwState ((uint16_t)0x20)

104

#define PPSMC_MSG_SwitchToSwStateLast ((uint16_t)0x3f)

105

#define PPSMC_MSG_SwitchToInitialState ((uint16_t)0x40)

106

#define PPSMC_MSG_NoForcedLevel ((uint16_t)0x41)

107

#define PPSMC_MSG_ForceHigh ((uint16_t)0x42)

108

#define PPSMC_MSG_ForceMediumOrHigh ((uint16_t)0x43)

109

#define PPSMC_MSG_SwitchToMinimumPower ((uint16_t)0x51)

110

#define PPSMC_MSG_ResumeFromMinimumPower ((uint16_t)0x52)

111

#define PPSMC_MSG_EnableCac ((uint16_t)0x53)

112

#define PPSMC_MSG_DisableCac ((uint16_t)0x54)

113

#define PPSMC_DPMStateHistoryStart ((uint16_t)0x55)

114

#define PPSMC_DPMStateHistoryStop ((uint16_t)0x56)

115

#define PPSMC_CACHistoryStart ((uint16_t)0x57)

116

#define PPSMC_CACHistoryStop ((uint16_t)0x58)

117

#define PPSMC_TDPClampingActive ((uint16_t)0x59)

118

#define PPSMC_TDPClampingInactive ((uint16_t)0x5A)

119

#define PPSMC_StartFanControl ((uint16_t)0x5B)

120

#define PPSMC_StopFanControl ((uint16_t)0x5C)

121

#define PPSMC_NoDisplay ((uint16_t)0x5D)

122

#define PPSMC_HasDisplay ((uint16_t)0x5E)

123

#define PPSMC_MSG_UVDPowerOFF ((uint16_t)0x60)

124

#define PPSMC_MSG_UVDPowerON ((uint16_t)0x61)

125

#define PPSMC_MSG_EnableULV ((uint16_t)0x62)

126

#define PPSMC_MSG_DisableULV ((uint16_t)0x63)

127

#define PPSMC_MSG_EnterULV ((uint16_t)0x64)

128

#define PPSMC_MSG_ExitULV ((uint16_t)0x65)

129

#define PPSMC_PowerShiftActive ((uint16_t)0x6A)

130

#define PPSMC_PowerShiftInactive ((uint16_t)0x6B)

131

#define PPSMC_OCPActive ((uint16_t)0x6C)

132

#define PPSMC_OCPInactive ((uint16_t)0x6D)

133

#define PPSMC_CACLongTermAvgEnable ((uint16_t)0x6E)

134

#define PPSMC_CACLongTermAvgDisable ((uint16_t)0x6F)

135

#define PPSMC_MSG_InferredStateSweep_Start ((uint16_t)0x70)

136

#define PPSMC_MSG_InferredStateSweep_Stop ((uint16_t)0x71)

137

#define PPSMC_MSG_SwitchToLowestInfState ((uint16_t)0x72)

138

#define PPSMC_MSG_SwitchToNonInfState ((uint16_t)0x73)

139

#define PPSMC_MSG_AllStateSweep_Start ((uint16_t)0x74)

140

#define PPSMC_MSG_AllStateSweep_Stop ((uint16_t)0x75)

141

#define PPSMC_MSG_SwitchNextLowerInfState ((uint16_t)0x76)

142

#define PPSMC_MSG_SwitchNextHigherInfState ((uint16_t)0x77)

143

#define PPSMC_MSG_MclkRetrainingTest ((uint16_t)0x78)

144

#define PPSMC_MSG_ForceTDPClamping ((uint16_t)0x79)

145

#define PPSMC_MSG_CollectCAC_PowerCorreln ((uint16_t)0x7A)

146

#define PPSMC_MSG_CollectCAC_WeightCalib ((uint16_t)0x7B)

147

#define PPSMC_MSG_CollectCAC_SQonly ((uint16_t)0x7C)

148

#define PPSMC_MSG_CollectCAC_TemperaturePwr ((uint16_t)0x7D)

149

#define PPSMC_MSG_ExtremitiesTest_Start ((uint16_t)0x7E)

150

#define PPSMC_MSG_ExtremitiesTest_Stop ((uint16_t)0x7F)

151

#define PPSMC_FlushDataCache ((uint16_t)0x80)

152

#define PPSMC_FlushInstrCache ((uint16_t)0x81)

153

#define PPSMC_MSG_SetEnabledLevels ((uint16_t)0x82)

154

#define PPSMC_MSG_SetForcedLevels ((uint16_t)0x83)

155

#define PPSMC_MSG_ResetToDefaults ((uint16_t)0x84)

156

#define PPSMC_MSG_SetForcedLevelsAndJump ((uint16_t)0x85)

157

#define PPSMC_MSG_SetCACHistoryMode ((uint16_t)0x86)

158

#define PPSMC_MSG_EnableDTE ((uint16_t)0x87)

159

#define PPSMC_MSG_DisableDTE ((uint16_t)0x88)

160

#define PPSMC_MSG_SmcSpaceSetAddress ((uint16_t)0x89)

161

#define PPSMC_MSG_SmcSpaceWriteDWordInc ((uint16_t)0x8A)

162

#define PPSMC_MSG_SmcSpaceWriteWordInc ((uint16_t)0x8B)

163

#define PPSMC_MSG_SmcSpaceWriteByteInc ((uint16_t)0x8C)

164

#define PPSMC_MSG_ChangeNearTDPLimit ((uint16_t)0x90)

165

#define PPSMC_MSG_ChangeSafePowerLimit ((uint16_t)0x91)

166

#define PPSMC_MSG_DPMStateSweepStart ((uint16_t)0x92)

167

#define PPSMC_MSG_DPMStateSweepStop ((uint16_t)0x93)

168

#define PPSMC_MSG_OVRDDisableSCLKDS ((uint16_t)0x94)

169

#define PPSMC_MSG_CancelDisableOVRDSCLKDS ((uint16_t)0x95)

170

#define PPSMC_MSG_ThrottleOVRDSCLKDS ((uint16_t)0x96)

171

#define PPSMC_MSG_CancelThrottleOVRDSCLKDS ((uint16_t)0x97)

172

#define PPSMC_MSG_GPIO17 ((uint16_t)0x98)

173

#define PPSMC_MSG_API_SetSvi2Volt_Vddc ((uint16_t)0x99)

174

#define PPSMC_MSG_API_SetSvi2Volt_Vddci ((uint16_t)0x9A)

175

#define PPSMC_MSG_API_SetSvi2Volt_Mvdd ((uint16_t)0x9B)

176

#define PPSMC_MSG_API_GetSvi2Volt_Vddc ((uint16_t)0x9C)

177

#define PPSMC_MSG_API_GetSvi2Volt_Vddci ((uint16_t)0x9D)

178

#define PPSMC_MSG_API_GetSvi2Volt_Mvdd ((uint16_t)0x9E)

179

180

#define PPSMC_MSG_BREAK ((uint16_t)0xF8)

181

182

#define PPSMC_MSG_Test ((uint16_t)0x100)

183

#define PPSMC_MSG_DRV_DRAM_ADDR_HI ((uint16_t)0x250)

184

#define PPSMC_MSG_DRV_DRAM_ADDR_LO ((uint16_t)0x251)

185

#define PPSMC_MSG_SMU_DRAM_ADDR_HI ((uint16_t)0x252)

186

#define PPSMC_MSG_SMU_DRAM_ADDR_LO ((uint16_t)0x253)

187

#define PPSMC_MSG_LoadUcodes ((uint16_t)0x254)

188

189

typedef uint16_t PPSMC_Msg;

190

191

#define PPSMC_EVENT_STATUS_THERMAL 0x00000001

192

#define PPSMC_EVENT_STATUS_REGULATORHOT 0x00000002

193

#define PPSMC_EVENT_STATUS_DC 0x00000004

194

#define PPSMC_EVENT_STATUS_GPIO17 0x00000008

#pragma pack(pop)

#endif