blob: 88ad89209764497dc6c773c8ed725ff61a141a8f [file] [log] [blame]
Catalin Marinas33f663f2010-03-24 16:46:52 +01001/*
2 * arch/arm/include/asm/outercache.h
3 *
4 * Copyright (C) 2010 ARM Ltd.
5 * Written by Catalin Marinas <catalin.marinas@arm.com>
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
19 */
20
21#ifndef __ASM_OUTERCACHE_H
22#define __ASM_OUTERCACHE_H
23
Will Deaconad6b9c92011-02-15 12:41:49 +010024#include <linux/types.h>
25
Catalin Marinas33f663f2010-03-24 16:46:52 +010026struct outer_cache_fns {
27 void (*inv_range)(unsigned long, unsigned long);
28 void (*clean_range)(unsigned long, unsigned long);
29 void (*flush_range)(unsigned long, unsigned long);
Thomas Gleixnerae360a72010-07-31 21:06:06 +053030 void (*flush_all)(void);
31 void (*inv_all)(void);
32 void (*disable)(void);
Catalin Marinas319f5512010-03-24 16:47:53 +010033#ifdef CONFIG_OUTER_CACHE_SYNC
34 void (*sync)(void);
35#endif
Catalin Marinas33f663f2010-03-24 16:46:52 +010036};
37
38#ifdef CONFIG_OUTER_CACHE
39
40extern struct outer_cache_fns outer_cache;
41
Will Deaconad6b9c92011-02-15 12:41:49 +010042static inline void outer_inv_range(phys_addr_t start, phys_addr_t end)
Catalin Marinas33f663f2010-03-24 16:46:52 +010043{
44 if (outer_cache.inv_range)
45 outer_cache.inv_range(start, end);
46}
Will Deaconad6b9c92011-02-15 12:41:49 +010047static inline void outer_clean_range(phys_addr_t start, phys_addr_t end)
Catalin Marinas33f663f2010-03-24 16:46:52 +010048{
49 if (outer_cache.clean_range)
50 outer_cache.clean_range(start, end);
51}
Will Deaconad6b9c92011-02-15 12:41:49 +010052static inline void outer_flush_range(phys_addr_t start, phys_addr_t end)
Catalin Marinas33f663f2010-03-24 16:46:52 +010053{
54 if (outer_cache.flush_range)
55 outer_cache.flush_range(start, end);
56}
57
Thomas Gleixnerae360a72010-07-31 21:06:06 +053058static inline void outer_flush_all(void)
59{
60 if (outer_cache.flush_all)
61 outer_cache.flush_all();
62}
63
64static inline void outer_inv_all(void)
65{
66 if (outer_cache.inv_all)
67 outer_cache.inv_all();
68}
69
70static inline void outer_disable(void)
71{
72 if (outer_cache.disable)
73 outer_cache.disable();
74}
75
Catalin Marinas33f663f2010-03-24 16:46:52 +010076#else
77
Will Deaconad6b9c92011-02-15 12:41:49 +010078static inline void outer_inv_range(phys_addr_t start, phys_addr_t end)
Catalin Marinas33f663f2010-03-24 16:46:52 +010079{ }
Will Deaconad6b9c92011-02-15 12:41:49 +010080static inline void outer_clean_range(phys_addr_t start, phys_addr_t end)
Catalin Marinas33f663f2010-03-24 16:46:52 +010081{ }
Will Deaconad6b9c92011-02-15 12:41:49 +010082static inline void outer_flush_range(phys_addr_t start, phys_addr_t end)
Catalin Marinas33f663f2010-03-24 16:46:52 +010083{ }
Thomas Gleixnerae360a72010-07-31 21:06:06 +053084static inline void outer_flush_all(void) { }
85static inline void outer_inv_all(void) { }
86static inline void outer_disable(void) { }
Catalin Marinas33f663f2010-03-24 16:46:52 +010087
88#endif
89
Catalin Marinas319f5512010-03-24 16:47:53 +010090#ifdef CONFIG_OUTER_CACHE_SYNC
91static inline void outer_sync(void)
92{
93 if (outer_cache.sync)
94 outer_cache.sync();
95}
96#else
97static inline void outer_sync(void)
98{ }
99#endif
100
Catalin Marinas33f663f2010-03-24 16:46:52 +0100101#endif /* __ASM_OUTERCACHE_H */