blob: c3bdc72150d6044390829291c22815c65d41d04c [file] [log] [blame]
Sascha Hauer9f0749e2012-02-28 21:57:50 +01001/*
2 * Copyright 2012 Sascha Hauer, Pengutronix
3 *
4 * The code contained herein is licensed under the GNU General Public
5 * License. You may obtain a copy of the GNU General Public License
6 * Version 2 or later at the following locations:
7 *
8 * http://www.opensource.org/licenses/gpl-license.html
9 * http://www.gnu.org/copyleft/gpl.html
10 */
11
Shawn Guo36dffd82013-04-07 10:49:34 +080012#include "skeleton.dtsi"
Sascha Hauer9f0749e2012-02-28 21:57:50 +010013
14/ {
15 aliases {
16 serial0 = &uart1;
17 serial1 = &uart2;
18 serial2 = &uart3;
19 serial3 = &uart4;
20 serial4 = &uart5;
21 serial5 = &uart6;
Shawn Guo5230f8f2012-08-05 14:01:28 +080022 gpio0 = &gpio1;
23 gpio1 = &gpio2;
24 gpio2 = &gpio3;
25 gpio3 = &gpio4;
26 gpio4 = &gpio5;
27 gpio5 = &gpio6;
Sascha Hauer9f0749e2012-02-28 21:57:50 +010028 };
29
30 avic: avic-interrupt-controller@e0000000 {
31 compatible = "fsl,imx27-avic", "fsl,avic";
32 interrupt-controller;
33 #interrupt-cells = <1>;
34 reg = <0x10040000 0x1000>;
35 };
36
37 clocks {
38 #address-cells = <1>;
39 #size-cells = <0>;
40
41 osc26m {
42 compatible = "fsl,imx-osc26m", "fixed-clock";
43 clock-frequency = <26000000>;
44 };
45 };
46
47 soc {
48 #address-cells = <1>;
49 #size-cells = <1>;
50 compatible = "simple-bus";
51 interrupt-parent = <&avic>;
52 ranges;
53
54 aipi@10000000 { /* AIPI1 */
55 compatible = "fsl,aipi-bus", "simple-bus";
56 #address-cells = <1>;
57 #size-cells = <1>;
Fabio Estevam3e24b052012-11-21 17:19:38 -020058 reg = <0x10000000 0x20000>;
Sascha Hauer9f0749e2012-02-28 21:57:50 +010059 ranges;
60
Sascha Hauer7b7d6722012-11-15 09:31:52 +010061 wdog: wdog@10002000 {
Sascha Hauer9f0749e2012-02-28 21:57:50 +010062 compatible = "fsl,imx27-wdt", "fsl,imx21-wdt";
63 reg = <0x10002000 0x4000>;
64 interrupts = <27>;
Fabio Estevamc20736f2012-11-28 15:55:30 -020065 clocks = <&clks 0>;
Sascha Hauer9f0749e2012-02-28 21:57:50 +010066 };
67
Shawn Guo0c456cf2012-04-02 14:39:26 +080068 uart1: serial@1000a000 {
Sascha Hauer9f0749e2012-02-28 21:57:50 +010069 compatible = "fsl,imx27-uart", "fsl,imx21-uart";
70 reg = <0x1000a000 0x1000>;
71 interrupts = <20>;
Fabio Estevamc20736f2012-11-28 15:55:30 -020072 clocks = <&clks 81>, <&clks 61>;
73 clock-names = "ipg", "per";
Sascha Hauer9f0749e2012-02-28 21:57:50 +010074 status = "disabled";
75 };
76
Shawn Guo0c456cf2012-04-02 14:39:26 +080077 uart2: serial@1000b000 {
Sascha Hauer9f0749e2012-02-28 21:57:50 +010078 compatible = "fsl,imx27-uart", "fsl,imx21-uart";
79 reg = <0x1000b000 0x1000>;
80 interrupts = <19>;
Fabio Estevamc20736f2012-11-28 15:55:30 -020081 clocks = <&clks 80>, <&clks 61>;
82 clock-names = "ipg", "per";
Sascha Hauer9f0749e2012-02-28 21:57:50 +010083 status = "disabled";
84 };
85
Shawn Guo0c456cf2012-04-02 14:39:26 +080086 uart3: serial@1000c000 {
Sascha Hauer9f0749e2012-02-28 21:57:50 +010087 compatible = "fsl,imx27-uart", "fsl,imx21-uart";
88 reg = <0x1000c000 0x1000>;
89 interrupts = <18>;
Fabio Estevamc20736f2012-11-28 15:55:30 -020090 clocks = <&clks 79>, <&clks 61>;
91 clock-names = "ipg", "per";
Sascha Hauer9f0749e2012-02-28 21:57:50 +010092 status = "disabled";
93 };
94
Shawn Guo0c456cf2012-04-02 14:39:26 +080095 uart4: serial@1000d000 {
Sascha Hauer9f0749e2012-02-28 21:57:50 +010096 compatible = "fsl,imx27-uart", "fsl,imx21-uart";
97 reg = <0x1000d000 0x1000>;
98 interrupts = <17>;
Fabio Estevamc20736f2012-11-28 15:55:30 -020099 clocks = <&clks 78>, <&clks 61>;
100 clock-names = "ipg", "per";
Sascha Hauer9f0749e2012-02-28 21:57:50 +0100101 status = "disabled";
102 };
103
104 cspi1: cspi@1000e000 {
105 #address-cells = <1>;
106 #size-cells = <0>;
107 compatible = "fsl,imx27-cspi";
108 reg = <0x1000e000 0x1000>;
109 interrupts = <16>;
Fabio Estevamc20736f2012-11-28 15:55:30 -0200110 clocks = <&clks 53>, <&clks 0>;
111 clock-names = "ipg", "per";
Sascha Hauer9f0749e2012-02-28 21:57:50 +0100112 status = "disabled";
113 };
114
115 cspi2: cspi@1000f000 {
116 #address-cells = <1>;
117 #size-cells = <0>;
118 compatible = "fsl,imx27-cspi";
119 reg = <0x1000f000 0x1000>;
120 interrupts = <15>;
Fabio Estevamc20736f2012-11-28 15:55:30 -0200121 clocks = <&clks 52>, <&clks 0>;
122 clock-names = "ipg", "per";
Sascha Hauer9f0749e2012-02-28 21:57:50 +0100123 status = "disabled";
124 };
125
126 i2c1: i2c@10012000 {
127 #address-cells = <1>;
128 #size-cells = <0>;
Shawn Guo5bdfba22012-09-14 15:19:00 +0800129 compatible = "fsl,imx27-i2c", "fsl,imx21-i2c";
Sascha Hauer9f0749e2012-02-28 21:57:50 +0100130 reg = <0x10012000 0x1000>;
131 interrupts = <12>;
Fabio Estevamc20736f2012-11-28 15:55:30 -0200132 clocks = <&clks 40>;
Sascha Hauer9f0749e2012-02-28 21:57:50 +0100133 status = "disabled";
134 };
135
136 gpio1: gpio@10015000 {
137 compatible = "fsl,imx27-gpio", "fsl,imx21-gpio";
138 reg = <0x10015000 0x100>;
139 interrupts = <8>;
140 gpio-controller;
141 #gpio-cells = <2>;
142 interrupt-controller;
Shawn Guo88cde8b2012-07-06 20:03:37 +0800143 #interrupt-cells = <2>;
Sascha Hauer9f0749e2012-02-28 21:57:50 +0100144 };
145
146 gpio2: gpio@10015100 {
147 compatible = "fsl,imx27-gpio", "fsl,imx21-gpio";
148 reg = <0x10015100 0x100>;
149 interrupts = <8>;
150 gpio-controller;
151 #gpio-cells = <2>;
152 interrupt-controller;
Shawn Guo88cde8b2012-07-06 20:03:37 +0800153 #interrupt-cells = <2>;
Sascha Hauer9f0749e2012-02-28 21:57:50 +0100154 };
155
156 gpio3: gpio@10015200 {
157 compatible = "fsl,imx27-gpio", "fsl,imx21-gpio";
158 reg = <0x10015200 0x100>;
159 interrupts = <8>;
160 gpio-controller;
161 #gpio-cells = <2>;
162 interrupt-controller;
Shawn Guo88cde8b2012-07-06 20:03:37 +0800163 #interrupt-cells = <2>;
Sascha Hauer9f0749e2012-02-28 21:57:50 +0100164 };
165
166 gpio4: gpio@10015300 {
167 compatible = "fsl,imx27-gpio", "fsl,imx21-gpio";
168 reg = <0x10015300 0x100>;
169 interrupts = <8>;
170 gpio-controller;
171 #gpio-cells = <2>;
172 interrupt-controller;
Shawn Guo88cde8b2012-07-06 20:03:37 +0800173 #interrupt-cells = <2>;
Sascha Hauer9f0749e2012-02-28 21:57:50 +0100174 };
175
176 gpio5: gpio@10015400 {
177 compatible = "fsl,imx27-gpio", "fsl,imx21-gpio";
178 reg = <0x10015400 0x100>;
179 interrupts = <8>;
180 gpio-controller;
181 #gpio-cells = <2>;
182 interrupt-controller;
Shawn Guo88cde8b2012-07-06 20:03:37 +0800183 #interrupt-cells = <2>;
Sascha Hauer9f0749e2012-02-28 21:57:50 +0100184 };
185
186 gpio6: gpio@10015500 {
187 compatible = "fsl,imx27-gpio", "fsl,imx21-gpio";
188 reg = <0x10015500 0x100>;
189 interrupts = <8>;
190 gpio-controller;
191 #gpio-cells = <2>;
192 interrupt-controller;
Shawn Guo88cde8b2012-07-06 20:03:37 +0800193 #interrupt-cells = <2>;
Sascha Hauer9f0749e2012-02-28 21:57:50 +0100194 };
195
196 cspi3: cspi@10017000 {
197 #address-cells = <1>;
198 #size-cells = <0>;
199 compatible = "fsl,imx27-cspi";
200 reg = <0x10017000 0x1000>;
201 interrupts = <6>;
Fabio Estevamc20736f2012-11-28 15:55:30 -0200202 clocks = <&clks 51>, <&clks 0>;
203 clock-names = "ipg", "per";
Sascha Hauer9f0749e2012-02-28 21:57:50 +0100204 status = "disabled";
205 };
206
Shawn Guo0c456cf2012-04-02 14:39:26 +0800207 uart5: serial@1001b000 {
Sascha Hauer9f0749e2012-02-28 21:57:50 +0100208 compatible = "fsl,imx27-uart", "fsl,imx21-uart";
209 reg = <0x1001b000 0x1000>;
210 interrupts = <49>;
Fabio Estevamc20736f2012-11-28 15:55:30 -0200211 clocks = <&clks 77>, <&clks 61>;
212 clock-names = "ipg", "per";
Sascha Hauer9f0749e2012-02-28 21:57:50 +0100213 status = "disabled";
214 };
215
Shawn Guo0c456cf2012-04-02 14:39:26 +0800216 uart6: serial@1001c000 {
Sascha Hauer9f0749e2012-02-28 21:57:50 +0100217 compatible = "fsl,imx27-uart", "fsl,imx21-uart";
218 reg = <0x1001c000 0x1000>;
219 interrupts = <48>;
Fabio Estevamc20736f2012-11-28 15:55:30 -0200220 clocks = <&clks 78>, <&clks 61>;
221 clock-names = "ipg", "per";
Sascha Hauer9f0749e2012-02-28 21:57:50 +0100222 status = "disabled";
223 };
224
225 i2c2: i2c@1001d000 {
226 #address-cells = <1>;
227 #size-cells = <0>;
Shawn Guo5bdfba22012-09-14 15:19:00 +0800228 compatible = "fsl,imx27-i2c", "fsl,imx21-i2c";
Sascha Hauer9f0749e2012-02-28 21:57:50 +0100229 reg = <0x1001d000 0x1000>;
230 interrupts = <1>;
Fabio Estevamc20736f2012-11-28 15:55:30 -0200231 clocks = <&clks 39>;
Sascha Hauer9f0749e2012-02-28 21:57:50 +0100232 status = "disabled";
233 };
234
Fabio Estevam3e24b052012-11-21 17:19:38 -0200235 };
236
237 aipi@10020000 { /* AIPI2 */
238 compatible = "fsl,aipi-bus", "simple-bus";
239 #address-cells = <1>;
240 #size-cells = <1>;
241 reg = <0x10020000 0x20000>;
242 ranges;
243
Shawn Guo0c456cf2012-04-02 14:39:26 +0800244 fec: ethernet@1002b000 {
Sascha Hauer9f0749e2012-02-28 21:57:50 +0100245 compatible = "fsl,imx27-fec";
246 reg = <0x1002b000 0x4000>;
247 interrupts = <50>;
Fabio Estevamc20736f2012-11-28 15:55:30 -0200248 clocks = <&clks 48>, <&clks 67>, <&clks 0>;
249 clock-names = "ipg", "ahb", "ptp";
Sascha Hauer9f0749e2012-02-28 21:57:50 +0100250 status = "disabled";
251 };
Fabio Estevamc20736f2012-11-28 15:55:30 -0200252
253 clks: ccm@10027000{
254 compatible = "fsl,imx27-ccm";
255 reg = <0x10027000 0x1000>;
256 #clock-cells = <1>;
257 };
Sascha Hauer9f0749e2012-02-28 21:57:50 +0100258 };
Sascha Hauer7b7d6722012-11-15 09:31:52 +0100259
Fabio Estevamc20736f2012-11-28 15:55:30 -0200260
Sascha Hauer7b7d6722012-11-15 09:31:52 +0100261 nfc: nand@d8000000 {
Uwe Kleine-König37787362012-04-23 11:23:42 +0200262 #address-cells = <1>;
263 #size-cells = <1>;
264
265 compatible = "fsl,imx27-nand";
266 reg = <0xd8000000 0x1000>;
267 interrupts = <29>;
Fabio Estevamc20736f2012-11-28 15:55:30 -0200268 clocks = <&clks 54>;
Uwe Kleine-König37787362012-04-23 11:23:42 +0200269 status = "disabled";
270 };
Sascha Hauer9f0749e2012-02-28 21:57:50 +0100271 };
272};