1. 1566597 drm/i915: Add polish to VLV WM shift+mask operations by Ville Syrjälä · 10 years ago
  2. c9f038a drm/i915: Don't assume primary & cursor are always on for wm calculation (v4) by Matt Roper · 10 years ago
  3. fc1ac8d drm/i915: Disable DDR DVFS on CHV by Ville Syrjälä · 10 years ago
  4. cfb4141 drm/i915: Enable the maxfifo PM5 mode when appropriate on CHV by Ville Syrjälä · 10 years ago
  5. ae80152 drm/i915: Rewrite VLV/CHV watermark code by Ville Syrjälä · 10 years ago
  6. 3ef0028 drm/i915: Use crtc->state->active in ilk/skl watermark calculations (v3) by Matt Roper · 10 years ago
  7. c6beb13 drm/i915: Make sure PND deadline mode is enabled on VLV/CHV by Ville Syrjälä · 10 years ago
  8. b500472 drm/i915: Read out display FIFO size on VLV/CHV by Ville Syrjälä · 10 years ago
  9. 883a3d2 drm/i915: Pass plane to vlv_compute_drain_latency() by Ville Syrjälä · 10 years ago
  10. 0018fda drm/i915: Reorganize VLV DDL setup by Ville Syrjälä · 10 years ago
  11. 341c526 drm/i915: Hide VLV DDL precision handling by Ville Syrjälä · 10 years ago
  12. abfc00b drm/i915: Simplify VLV drain latency computation by Ville Syrjälä · 10 years ago
  13. 1203051 drm/i915: Kill DRAIN_LATENCY_PRECISION_* defines by Ville Syrjälä · 10 years ago
  14. edf6056 drm/i915: Reduce CHV DDL multiplier to 16/8 by Ville Syrjälä · 10 years ago
  15. a561165 drm/i915: Remove ironlake rc6 support by John Harrison · 10 years ago
  16. dd74078 drm/i915: Make for_each_plane() take dev_priv as argument by Damien Lespiau · 10 years ago
  17. 59bea88 drm/i915: Use plane->state->fb in watermark code (v2) by Matt Roper · 10 years ago
  18. 3dd512f drm/i915: Kill intel_crtc->cursor_{width, height} (v2) by Matt Roper · 10 years ago
  19. 8dd0eb3 Merge tag 'drm-intel-next-2015-02-27' of git://anongit.freedesktop.org/drm-intel into drm-next by Dave Airlie · 10 years ago
  20. 7547af9 Merge tag 'drm-intel-next-2015-02-14' of git://anongit.freedesktop.org/drm-intel into drm-next by Dave Airlie · 10 years ago
  21. 0fda656 drm/i915/skl: Update watermarks for Y tiling by Tvrtko Ursulin · 10 years ago
  22. d4c2aa6 drm/i915/skl: Updated watermark programming by Tvrtko Ursulin · 10 years ago
  23. 8095815 drm/i915/skl: Make sure to allocate mininum sizes in the DDB by Damien Lespiau · 11 years ago
  24. 77719d2 drm/i915/skl: Implement WaEnableLbsSlaRetryTimerDecrement by Damien Lespiau · 11 years ago
  25. 2caa3b2 drm/i915/skl: Implement WaDisableChickenBitTSGBarrierAckForFFSliceCS by Damien Lespiau · 11 years ago
  26. 81e231a drm/i915/skl: Implement WaDisableHDCInvalidation by Damien Lespiau · 11 years ago
  27. 8bc0ccf drm/i915/skl: Implement WaDisableLSQCROPERFforOCL by Damien Lespiau · 11 years ago
  28. 9253c2e drm/i915/skl: Implement WaSetGAPSunitClckGateDisable by Damien Lespiau · 11 years ago
  29. 45db219 drm/i915/skl: Make the init clock gating function skylake specific by Damien Lespiau · 11 years ago
  30. 6f97235 drm/i915/skl: Document the WM read latency W/A with its name by Damien Lespiau · 11 years ago
  31. f61018b drm/i915: Disable power management for i915 driver in VM by Yu Zhang · 11 years ago
  32. c57e355 drm/i915: Support not having an init clock gating function defined by Damien Lespiau · 11 years ago
  33. 1840481 drm/i915/gen9: Implement Wa4x4STCOptimizationDisable by Hoath, Nicholas · 11 years ago
  34. 3dcd020 drm/i915/gen9: Implement WaDisableSDEUnitClockGating by Hoath, Nicholas · 11 years ago
  35. 1de4582 drm/i915/gen9: Implement WaDisableDgMirrorFixInHalfSliceChicken5 by Nick Hoath · 11 years ago
  36. ffe02b4 drm/i915: Introduce intel_set_rps() by Ville Syrjälä · 11 years ago
  37. 46efa4a drm/i915: Clamp efficient frequency to valid range by Tom O'Rourke · 11 years ago
  38. 21a11ff drm/i915: Handle CHV in vlv_set_rps_idle() by Ville Syrjälä · 11 years ago
  39. 7c59a9c1 drm/i915: Use intel_gpu_freq() and intel_freq_opcode() by Ville Syrjälä · 11 years ago
  40. 616bc82 drm/i915: Add intel_gpu_freq() and intel_freq_opcode() by Ville Syrjälä · 11 years ago
  41. da2518f drm/i915: Change VLV WIZ hashing mode to 16x4 by Ville Syrjälä · 11 years ago
  42. eb973a5 drm/i915: Drop some more CHV pre-production workarounds by Ville Syrjälä · 11 years ago
  43. 38c2352 drm/i915/skl: Gen9 coarse power gating by Zhe Wang · 11 years ago
  44. ba1c554 drm/i915/skl: Retrieve the frequency limits by Damien Lespiau · 11 years ago
  45. b6fef0e drm/i915/skl: add turbo support by Jesse Barnes · 11 years ago
  46. 59bad94 drm/i915: Rename the forcewake get/put functions by Mika Kuoppala · 11 years ago
  47. 6e3c971 drm/i915: Make intel_crtc->config a pointer by Ander Conselvan de Oliveira · 11 years ago
  48. 2d112de drm/i915: Embedded struct drm_crtc_state in intel_crtc_state by Ander Conselvan de Oliveira · 11 years ago
  49. 5cec258 drm/i915: Rename struct intel_crtc_config to intel_crtc_state by Ander Conselvan de Oliveira · 11 years ago
  50. af5a75a Revert "Revert "drm/i915/chv: Use timeout mode for RC6 on chv"" by Ville Syrjälä · 11 years ago
  51. 3cbdb48 drm/i915: Configure GEN6_RP_DOWN_TIMEOUT on CHV by Ville Syrjälä · 11 years ago
  52. cad725f drm/i915: Change VLV GEN6_RP_DOWN_TIMEOUT value to decimal by Ville Syrjälä · 11 years ago
  53. 160614a drm/i915: Disable RC6 before configuring in on VLV/CHV by Ville Syrjälä · 11 years ago
  54. 095acd5 drm/i915: New offset for reading frequencies on CHV. by Deepak S · 11 years ago
  55. d3e7a0d Merge tag 'drm-intel-next-2015-01-17' of git://anongit.freedesktop.org/drm-intel into drm-next by Dave Airlie · 11 years ago
  56. 281d1bb Merge remote-tracking branch 'origin/master' into drm-next by Dave Airlie · 11 years ago
  57. e85a5c7 Revert "drm/i915/chv: Use timeout mode for RC6 on chv" by Rodrigo Vivi · 11 years ago
  58. 0a87a2d Merge tag 'topic/i915-hda-componentized-2015-01-12' into drm-intel-next-queued by Daniel Vetter · 11 years ago
  59. f24eeb1 drm/i915: vlv: sanitize RPS interrupt mask during GPU idling by Imre Deak · 11 years ago
  60. 59d02a1 drm/i915: fix HW lockup due to missing RPS IRQ workaround on GEN6 by Imre Deak · 11 years ago
  61. 63a3451 drm/i915: gen9: fix RPS interrupt routing to CPU vs. GT by Imre Deak · 11 years ago
  62. adc3184 Merge tag 'drm-intel-next-2014-12-19' of git://anongit.freedesktop.org/drm-intel into drm-next by Dave Airlie · 11 years ago
  63. 9441159 drm/i915: Make sample_c messages go faster on Haswell. by Kenneth Graunke · 11 years ago
  64. 5a0afd4 drm/i915/chv: Use timeout mode for RC6 on chv by Deepak S · 11 years ago
  65. dbea3ce drm/i915: sanitize RPS resetting during GPU reset by Imre Deak · 11 years ago
  66. d9d8e6b drm/i915/skl: Correcting the flushing of pipe by Sonika Jindal · 11 years ago
  67. a712f8e drm/i915/skl: Correctly updating sprite wm parameter by Sonika Jindal · 11 years ago
  68. 7ff0ebc drm/i915: Move FBC stuff to intel_fbc.c by Rodrigo Vivi · 11 years ago
  69. 9853325 drm/i915/bdw: Fix the write setting up the WIZ hashing mode by Damien Lespiau · 11 years ago
  70. d972d6e drm/i915: Convert pxvid to extvid lookup table to a function by Mika Kuoppala · 11 years ago
  71. 99990f1 drm/i915: remove the IRQs enabled WARN from intel_disable_gt_powersave by Imre Deak · 11 years ago
  72. 2837ac4 drm/i915: vlv: increase timeout when setting idle GPU freq by Imre Deak · 11 years ago
  73. 6985b35 drm/i915: Update ring freq for full gpu freq range by Tom O'Rourke · 11 years ago
  74. c7f3153 drm/i915: change initial rps frequency for gen8 by Tom O'Rourke · 11 years ago
  75. f4ab408 drm/i915: Keep min freq above floor on HSW/BDW by Tom O'Rourke · 11 years ago
  76. 93ee292 drm/i915: Use efficient frequency for HSW/BDW by Tom O'Rourke · 11 years ago
  77. 54499b2 Merge tag 'drm-intel-fixes-2014-11-19' into drm-intel-next-queued by Daniel Vetter · 11 years ago
  78. 2eb5252 drm/i915: disable rps irqs earlier during suspend/unload by Imre Deak · 11 years ago
  79. d4d70aa drm/i915: sanitize rps irq disabling by Imre Deak · 11 years ago
  80. 3cc134e drm/i915: sanitize rps irq enabling by Imre Deak · 11 years ago
  81. e534770 drm/i915: move rps irq disable one level up by Imre Deak · 11 years ago
  82. 151a49d drm/i915: Extend pcode mailbox interface by Tom O'Rourke · 11 years ago
  83. ab3fb15 drm/i915: Change CHV SKU400 GPU freq divider to 10 by Ville Syrjälä · 11 years ago
  84. 80b83b6 drm/i915: Add missing newline to 'DDR speed' debug messages by Ville Syrjälä · 11 years ago
  85. dd06f88 drm/i915: Refactor vlv/chv GPU frequency divider setup by Ville Syrjälä · 11 years ago
  86. ce611ef drm/i915: Improve PCBR debug information by Ville Syrjälä · 11 years ago
  87. 8d40c3a drm/i915: Warn if GPLL isn't used on vlv/chv by Ville Syrjälä · 11 years ago
  88. c8e9627 drm/i915: Add a name for the Punit GPLLENABLE bit by Ville Syrjälä · 11 years ago
  89. 9a3b9c7 drm/i915: Silence valleyview_set_rps() by Ville Syrjälä · 11 years ago
  90. 2208d65 drm/i915: drop WaSetupGtModeTdRowDispatch:snb by Daniel Vetter · 11 years ago
  91. f5ed50c drm/i915: Let's hope future platforms will use the same WM code as SKL by Damien Lespiau · 11 years ago
  92. dddab34 drm/i915: Clear PCODE_DATA1 on SNB+ by Damien Lespiau · 11 years ago
  93. c6e8f39 drm/i915: Read the CCK fuse register from CCK by Ville Syrjälä · 11 years ago
  94. b900b94 drm/i915: move rps irq enable/disable to i915_irq.c by Imre Deak · 11 years ago
  95. 20415c5 drm/i915: unify gen6/gen8 rps irq enable/disable by Imre Deak · 11 years ago
  96. a72fbc3 drm/i915: unify gen6/gen8 pm irq helpers by Imre Deak · 11 years ago
  97. 3e470ea drm/i915/chv: Remove pre-production workarounds by Arun Siluvery · 11 years ago
  98. 20e4936 drm/i915/skl: Enable Gen9 RC6 by Zhe Wang · 11 years ago
  99. d21b795 drm/i915/skl: Log the order in which we flush the pipes in the WM code by Damien Lespiau · 11 years ago
  100. 0e8fb7b drm/i915/skl: Flush the WM configuration by Damien Lespiau · 11 years ago