Gitiles
Code Review
Sign In
gerrit-public.fairphone.software
/
kernel
/
msm-5.4
/
33a732f407fed464df687370d7bb4d64533f9920
/
drivers
/
gpu
/
drm
/
i915
/
i915_reg.h
33a732f
drm/i915: GuC-specific firmware loader
by Alex Dai
· 10 years ago
90a6b7b
drm/i915: Move intel_dp->lane_count into pipe_config
by Ville Syrjälä
· 10 years ago
2dba323
drm/i915/gen8: Add 4 level switching infrastructure and lrc support
by Michel Thierry
· 10 years ago
3774eb5
drm/i915: fix stolen bios_reserved checks
by Paulo Zanoni
· 10 years ago
245d966
drm/i915:skl: Add WaEnableGapsTsvCreditFix
by Arun Siluvery
· 10 years ago
63c88d2
drm/i915/bxt: add support for HPD long/short pulse detection on HPD_PORT_A pin
by Imre Deak
· 10 years ago
ca6e440
Merge tag 'drm-intel-fixes-2015-07-15' into drm-intel-next-queued
by Daniel Vetter
· 10 years ago
6381b55
drm/i915/gen9: Implement WaDisableKillLogic for gen 9
by Nick Hoath
· 10 years ago
3bbaba0
drm/i915: Added Programming of the MOCS
by Peter Antoine
· 10 years ago
60bfe44
drm/i915: Apply OCD to VLV/CHV DPLL defines
by Ville Syrjälä
· 10 years ago
9e00084
drm/i915: Update WaFlushCoherentL3CacheLinesAtContextSwitch
by Arun Siluvery
· 10 years ago
4c436d55
drm/i915: Enable Resource Streamer state save/restore on MI_SET_CONTEXT
by Abdiel Janulgue
· 10 years ago
919032e
drm/i915: Enable resource streamer bits on MI_BATCH_BUFFER_START
by Abdiel Janulgue
· 10 years ago
e629255
drm/i915/bxt: BUNs related to port PLL
by Vandana Kannan
· 10 years ago
c021bf1
Merge tag 'drm-intel-next-fixes-2015-07-02' of git://anongit.freedesktop.org/drm-intel
by Linus Torvalds
· 10 years ago
aa610dc
drm/i915/bxt: add DDI port HW readout support
by Imre Deak
· 10 years ago
05712c1
drm/i915/bxt: add missing DDI PLL registers to the state checking
by Imre Deak
· 10 years ago
f8896f5
drm/i915/skl: Buffer translation improvements
by David Weinehall
· 10 years ago
2059ac3
drm/i915: fix backlight after resume on 855gm
by Jani Nikula
· 10 years ago
54f1b6e
drm/i915: Compute display FIFO split dynamically for CHV
by Ville Syrjälä
· 10 years ago
099bfbf
Merge branch 'drm-next' of git://people.freedesktop.org/~airlied/linux
by Linus Torvalds
· 10 years ago
3504056
drm/i915: Update rps frequencies for BXT
by Bob Paauwe
· 10 years ago
0160f05
drm/i915/gen8: Add WaClearSlmSpaceAtContextSwitch workaround
by Arun Siluvery
· 10 years ago
c82435b
drm/i915/gen8: Add WaFlushCoherentL3CacheLinesAtContextSwitch workaround
by Arun Siluvery
· 10 years ago
7fd2d26
drm/i915: Reset request handling for gen8+
by Mika Kuoppala
· 10 years ago
b0a08be
drm/i915/bxt: eDP Panel Power sequencing
by Vandana Kannan
· 10 years ago
31b9df1
drm/i915: print FBC compression status on debugfs
by Paulo Zanoni
· 10 years ago
7cd3527
drm/i915: Delete duplicate #defines added for DCx
by Chandra Konduru
· 10 years ago
6d67415
drm/i915: Send GCP infoframes for deep color HDMI sinks
by Ville Syrjälä
· 10 years ago
d1b1589
drm/i915: Implement WaEnableHDMI8bpcBefore12bpc:snb, ivb
by Ville Syrjälä
· 10 years ago
a9419e8
drm/i915/skl: Derive the max CDCLK from DFSM
by Damien Lespiau
· 10 years ago
b432e5c
drm/i915: BDW clock change support
by Ville Syrjälä
· 10 years ago
984a854
Merge branch 'for-linus' into for-next
by Takashi Iwai
· 10 years ago
34edce2
drm/i915: Add cdclk extraction for g33, g965gm and g4x
by Ville Syrjälä
· 10 years ago
1b1d271
drm/i915: Fix i855 get_display_clock_speed
by Ville Syrjälä
· 10 years ago
fde61e4
drm/i915: Throw out WIP CHV power well definitions
by Ville Syrjälä
· 10 years ago
bc28454
drm/i915: Use the default 600ns LDO programming sequence delay
by Ville Syrjälä
· 10 years ago
6d50b06
drm/i915: Enable GTT caching on gen8
by Ville Syrjälä
· 10 years ago
adc289d
drm/i915: Clean up the CPT DP .get_hw_state() port readout
by Ville Syrjälä
· 10 years ago
5d96d8a
drm/i915/skl: Deinit/init the display at suspend/resume
by Damien Lespiau
· 10 years ago
2a0ee94
drm/i915/bxt: fix WaForceContextSaveRestoreNonCoherent on steppings B0+
by Imre Deak
· 10 years ago
b6dc71f
drm/i915/bxt: Port PLL programming BUN
by Vandana Kannan
· 10 years ago
2cd601c
drm/i915: Adding dbuf support for skl nv12 format.
by Chandra Konduru
· 10 years ago
7072246
drm/i915: Work around DISPLAY_PHY_CONTROL register corruption on CHV
by Ville Syrjälä
· 10 years ago
2e523e9
drm/i915: Implement chv display PHY lane stagger setup
by Ville Syrjälä
· 10 years ago
f1d3d34
drm/i915/skl: Fix WaDisableChickenBitTSGBarrierAckForFFSliceCS
by Damien Lespiau
· 10 years ago
983b4b9
drm/i915/bxt: Add WaDisableSbeCacheDispatchPortSharing
by Nick Hoath
· 10 years ago
0fb890c
drm/i915/bxt: BLC implementation
by Vandana Kannan
· 10 years ago
57520bc
drm/i915: Merge the GEN9 memory latency PCU opcode with its friends
by Damien Lespiau
· 10 years ago
9043ae0
drm/i915: Re-order the PCU opcodes
by Damien Lespiau
· 10 years ago
71cd842
drm/i915/skl: Fix the CTRL typo in the DPLL_CRTL1 defines
by Damien Lespiau
· 10 years ago
3ef6234
drm/i915: Setup static bias for GPU
by Deepak S
· 10 years ago
6b457d3
drm/i915/skl: Implement enable/disable for Display C5 state.
by A.Sunil Kamath
· 10 years ago
e1dee19
Merge tag 'drm-intel-next-2015-04-23-fixed' of git://anongit.freedesktop.org/drm-intel into drm-next
by Dave Airlie
· 10 years ago
632f3ab
drm/i915/audio: add codec wakeup override enabled/disable callback
by Lu, Han
· 10 years ago
a04f90a
drm/i915/chv: Implement WaDisableShadowRegForCpd
by Deepak S
· 10 years ago
9535c47
drm/i915: cope with large i2c transfers
by Dmitry Torokhov
· 10 years ago
96fb9f9
drm/i915/bxt: VSwing programming sequence
by Vandana Kannan
· 11 years ago
dfb8240
drm/i915/bxt: Define bxt DDI PLLs and implement enable/disable sequence
by Satheeshakrishna M
· 11 years ago
664326f
drm/i915/bxt: Implement enable/disable for Display C9 state
by A.Sunil Kamath
· 11 years ago
eee2156
drm/i915/bxt: add description about the BXT PHYs
by Imre Deak
· 10 years ago
5c6706e
drm/i915/bxt: add display initialize/uninitialize sequence (PHY)
by Vandana Kannan
· 11 years ago
f8437dd1
drm/i915/bxt: add display initialize/uninitialize sequence (CDCLK)
by Vandana Kannan
· 11 years ago
cff5190
drm/i915: PSR: Remove wrong LINK_DISABLE.
by Rodrigo Vivi
· 10 years ago
9e63743
drm/i915/bxt: Enable GMBUS IRQ
by Shashank Sharma
· 11 years ago
e0a20ad
drm/i915/bxt: DDI Hotplug interrupt setup
by Shashank Sharma
· 10 years ago
4c27283
drm/i915: add bxt gmbus support
by Jani Nikula
· 10 years ago
c5fe557
Merge branch 'topic/bxt-stage1' into drm-intel-next-queued
by Daniel Vetter
· 10 years ago
e3a2905
drm/i915/bxt: add workaround to avoid PTE corruption
by Robert Beckett
· 10 years ago
38a39a7
drm/i915/bxt: add WaDisableMaskBasedCammingInRCC workaround
by Ben Widawsky
· 10 years ago
868434c
drm/i915/bxt: add GEN8_HDCUNIT_CLOCK_GATE_DISABLE_HDCREQ workaround
by Ben Widawsky
· 10 years ago
1c9a2d4
drm/i915: Register definitions for skylake scalers
by Chandra Konduru
· 10 years ago
3b7a511
drm/i915/skl: Support for 90/270 rotation
by Sonika Jindal
· 10 years ago
a4104c5
drm/i915: Naming constants to be written to GEN9_PG_ENABLE
by Sagar Kamble
· 10 years ago
8fb5519
drm/i915: Agressive downclocking on Baytrail
by Chris Wilson
· 10 years ago
f9fc42f
drm/i915/skl: Implement WaDisableVFUnitClockGating
by Damien Lespiau
· 10 years ago
1c046bc
drm/i915/bxt: Support BXT in SSEU device status dump
by Jeff McGee
· 10 years ago
dead16e
drm/i915/bxt: Determine BXT slice/subslice/EU info
by Jeff McGee
· 10 years ago
b21249c
drm/i915/bxt: Add the plane4 related interrupt definitions
by Damien Lespiau
· 10 years ago
51ce4db
drm/i915/bdw: WaProgramL3SqcReg1Default
by Rodrigo Vivi
· 10 years ago
474d1ec
drm/i915/skl: Enabling PSR2 SU with frame sync
by Sonika Jindal
· 10 years ago
5ea6e5e
drm/i915: index gmbus tables using the pin pair number
by Jani Nikula
· 10 years ago
988c701
drm/i915: rename GMBUS_PORT_* macros as GMBUS_PIN_*
by Jani Nikula
· 10 years ago
6c826f3
drm/i915: Add fault address to error state for gen8 and gen9
by Mika Kuoppala
· 10 years ago
6f4b12f8
drm/i915: Use down ei for manual Baytrail RPS calculations
by Chris Wilson
· 10 years ago
43cf3bf
drm/i915: Improved w/a for rps on Baytrail
by Chris Wilson
· 10 years ago
de43ae9
drm/i915/skl: Added new macros
by Akash Goel
· 10 years ago
f499896
drm/i915: Use FW_WM() macro for older gmch platforms too
by Ville Syrjälä
· 10 years ago
1566597
drm/i915: Add polish to VLV WM shift+mask operations
by Ville Syrjälä
· 10 years ago
fc1ac8d
drm/i915: Disable DDR DVFS on CHV
by Ville Syrjälä
· 10 years ago
cfb4141
drm/i915: Enable the maxfifo PM5 mode when appropriate on CHV
by Ville Syrjälä
· 10 years ago
1e69cd7
drm/i915: Program PFI credits for VLV
by Vidya Srinivas
· 10 years ago
ae80152
drm/i915: Rewrite VLV/CHV watermark code
by Ville Syrjälä
· 10 years ago
9cbe40c
drm/i915: Update prop, int co-eff and gain threshold for CHV
by Vijay Purushothaman
· 10 years ago
de3a0fd
drm/i915: Initialize CHV digital lock detect threshold
by Vijay Purushothaman
· 10 years ago
a945ce7e
drm/i915: Disable M2 frac division for integer case
by Vijay Purushothaman
· 10 years ago
5575f03
drm/i915/chv: Add CHV HW status to SSEU status
by Jeff McGee
· 10 years ago
c93043a
drm/i915/chv: Determine CHV slice/subslice/EU info
by Jeff McGee
· 10 years ago
c6beb13
drm/i915: Make sure PND deadline mode is enabled on VLV/CHV
by Ville Syrjälä
· 10 years ago
b500472
drm/i915: Read out display FIFO size on VLV/CHV
by Ville Syrjälä
· 10 years ago
Next »