Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm-5.4 / 38d83c96a3f67ba2cfb7454f310791a3c58e71ad / drivers / gpu / drm / i915 / i915_reg.h
  1. 38d83c96 drm/i915: Wire up cpu fifo underrun reporting support for bdw by Daniel Vetter · 12 years ago
  2. 6d766f0 drm/i915: Wire up port A aux channel by Daniel Vetter · 12 years ago
  3. 30100f2 drm/i915: Fix up the bdw pipe interrupt enable lists by Daniel Vetter · 12 years ago
  4. c42664c drm/i915: Optimize pipe irq handling on bdw by Daniel Vetter · 12 years ago
  5. 4c2e7a5 drm/i915/bdw: WaSingleSubspanDispatchOnAALinesAndPoints by Ben Widawsky · 12 years ago
  6. a75f362 drm/i915/bdw: conservative SBE VUE cache mode by Ben Widawsky · 12 years ago
  7. 7f88da0 drm/i915/bdw: Limit SDE poly depth FIFO to 2 by Ben Widawsky · 12 years ago
  8. bf66347 drm/i915/bdw: Sampler power bypass disable by Ben Widawsky · 12 years ago
  9. fd392b6 ddrm/i915/bdw: Disable centroid pixel perf optimization by Ben Widawsky · 12 years ago
  10. 4afe8d3 drm/i915/bdw: BWGTLB clock gate disable by Ben Widawsky · 12 years ago
  11. fe4ab3c drm/i915/bdw: Implement edp PSR workarounds by Ben Widawsky · 12 years ago
  12. ed8546a drm/i915/bdw: Support eDP PSR by Ben Widawsky · 12 years ago
  13. 2a114cc drm/i915/bdw: Use The GT mailbox for IPS enable/disable by Ben Widawsky · 12 years ago
  14. 416f472 drm/i915/bdw: Add Broadwell display FIFO limits by Ville Syrjälä · 12 years ago
  15. 8f93f4f drm/i915/bdw: add support for BDW DP voltage swings and pre-emphasis by Paulo Zanoni · 12 years ago
  16. e39bf98 drm/i915/bdw: get the correct LCPLL frequency on Broadwell by Paulo Zanoni · 12 years ago
  17. 756f85c drm/i915/bdw: Broadwell has PIPEMISC by Paulo Zanoni · 12 years ago
  18. 94e409c drm/i915/bdw: Implement PPGTT enable by Ben Widawsky · 12 years ago
  19. fbe5d36 drm/i915/bdw: Support BDW caching by Ben Widawsky · 12 years ago
  20. 1c7a062 drm/i915/bdw: dispatch updates (64b related) by Ben Widawsky · 12 years ago
  21. abd58f0 drm/i915/bdw: Implement interrupt changes by Ben Widawsky · 12 years ago
  22. 4e0bbc3 drm/i915/bdw: display stuff by Ben Widawsky · 12 years ago
  23. 8897644 drm/i915/bdw: HW context support by Ben Widawsky · 12 years ago
  24. 31a5336 drm/i915/bdw: Swizzling support by Ben Widawsky · 12 years ago
  25. 7f16e5c Merge tag 'v3.12' into drm-intel-next by Daniel Vetter · 12 years ago
  26. 8409360 drm/i915: scramble reset support for DP port CRC on g4x by Daniel Vetter · 12 years ago
  27. 93d1f99 drm/i915/vlv: Fix typo in the DPIO register define. by Chon Ming Lee · 12 years ago
  28. 40da17c2 drm/i915: refactor ilk display interrupt handling by Daniel Vetter · 12 years ago
  29. 94e39e2 drm/i915: Capture batchbuffer state upon GPU hang by Chris Wilson · 12 years ago
  30. 8c7b72f drm/i915: Remove WaFbcDisableDpfcClockGating on HSW by Ben Widawsky · 12 years ago
  31. 153b4b95 drm/i915: Convert straggling MCHBAR registers by Ben Widawsky · 12 years ago
  32. 52f843f drm/i915: Wire up gen2 CRC support by Daniel Vetter · 12 years ago
  33. b073aea drm/i915: Fix PIPE_CRC_CTL for vlv by Daniel Vetter · 12 years ago
  34. b4437a4 drm/i915: CRC source selection #defines for gmch/vlv chips by Daniel Vetter · 12 years ago
  35. 0b5c5ed drm/i915: Adjust CRC capture for pre-gen5/vlv by Daniel Vetter · 12 years ago
  36. 828c790 drm/i915: Disable GGTT PTEs on GEN6+ suspend by Ben Widawsky · 12 years ago
  37. 5a69b89 drm/i915: crc support for hsw by Daniel Vetter · 12 years ago
  38. 5b3a856 drm/i915: wire up CRC interrupt for ilk/snb by Daniel Vetter · 12 years ago
  39. 5a6b5c8 drm/i915: add CRC #defines for ilk/snb by Daniel Vetter · 12 years ago
  40. 1a91510 drm/i915: set HDMI pixel clock in audio configuration by Jani Nikula · 12 years ago
  41. 8bf1e9f drm/i915: Expose latest 200 CRC value for pipe through debugfs by Shuang He · 12 years ago
  42. 1996d62 drm/i915: Adjust watermark register masks by Ville Syrjälä · 12 years ago
  43. cd66407 drm/i915: disable LVDS clock gating on CPT v2 by Jesse Barnes · 12 years ago
  44. 25a2e2d drm/i915: Fix VLV frame counter registers by Ville Syrjälä · 12 years ago
  45. 02f4c9e drm/i915/vlv: Turn off power gate for BIOS-less system. by Chon Ming Lee · 12 years ago
  46. 40e9cf6 drm/i915/vlv: reset DPIO on load and resume v2 by Jesse Barnes · 12 years ago
  47. dd75fdc drm/i915: Tweak RPS thresholds to more aggressively downclock by Chris Wilson · 12 years ago
  48. f3fc488 drm/i915/hsw: Disable L3 caching of atomic memory operations. by Francisco Jerez · 12 years ago
  49. e454a05 drm/i915/vlv: use correct units for rc6 residency v2 by Jesse Barnes · 12 years ago
  50. 49798eb drm/i915/vlv: use lower precision RC6 counter by Jesse Barnes · 12 years ago
  51. 24eb2d5 drm/i915: Program GMBUS Frequency based on the CDCLK for VLV. by Chon Ming Lee · 12 years ago
  52. 45f80d5 drm/i915: precendence bug in GT_PARITY_ERROR() by Dan Carpenter · 12 years ago
  53. 18b5992 drm/i915: Calculate PSR register offsets from base + gen by Ben Widawsky · 12 years ago
  54. 35a85ac drm/i915: Add second slice l3 remapping by Ben Widawsky · 12 years ago
  55. 515b239 drm/i915: write D_COMP using the mailbox by Paulo Zanoni · 12 years ago
  56. 18442d0 drm/i915: Fix port_clock and adjusted_mode.clock readout all over by Ville Syrjälä · 12 years ago
  57. a24c144 drm/i915: clean up power sequencing register port select definitions by Jani Nikula · 12 years ago
  58. 9435373 drm/i915: Report enabled slices on Haswell GT3 by Rodrigo Vivi · 12 years ago
  59. be4fc04 drm/i915: add VLV DSI PLL Calculations by ymohanma · 12 years ago
  60. 3230bf1 drm/i915: add MIPI DSI register definitions by Jani Nikula · 12 years ago
  61. b6ec10b drm/i915: add VLV pipeconf bit definition for DSI PLL lock by Jani Nikula · 12 years ago
  62. e9f882a drm/i915: add more VLV IOSF sideband ports accessors by Jani Nikula · 12 years ago
  63. 1f5d76d drm/i915: enable trickle feed on Haswell by Paulo Zanoni · 12 years ago
  64. 814c5f1 x86: add early quirk for reserving Intel graphics stolen memory v5 by Jesse Barnes · 12 years ago
  65. ffe74d7 drm/i915: Use RCS flips on Ivybridge+ by Chris Wilson · 12 years ago
  66. 9c725e5 Merge branch 'drm-next-3.12' of git://people.freedesktop.org/~agd5f/linux into drm-next by Dave Airlie · 12 years ago
  67. efa27f9 Merge tag 'drm-intel-next-2013-08-23' of git://people.freedesktop.org/~danvet/drm-intel into drm-next by Dave Airlie · 12 years ago
  68. c8bb75a drm/i915/hdmi: Write HDMI vendor specific infoframes by Lespiau, Damien · 12 years ago
  69. 77fa4cb drm/i915: ivb: fix edp voltage swing reg val by Imre Deak · 12 years ago
  70. e801605 drm/i915: Fix context size calculation on SNB/IVB/VLV by Ville Syrjälä · 12 years ago
  71. ec013e7 drm/i915: Expose energy counter on SNB+ through debugfs by Jesse Barnes · 12 years ago
  72. 6aedd1f drm/i915: clarify Haswell power well bit names by Paulo Zanoni · 12 years ago
  73. 884020b drm/i915: Invalidate TLBs for the rings after a reset by Chris Wilson · 12 years ago
  74. 0ce99f7 drm/i915: fix gen4 digital port hotplug definitions by Daniel Vetter · 12 years ago
  75. b0aea5d drm/i915: Use the watermark latency values from dev_priv for ILK/SNB/IVB too by Ville Syrjälä · 12 years ago
  76. 257a7ff drm/i915: fix pnv display core clock readout out by Daniel Vetter · 12 years ago
  77. be256dc drm/i915: add functions to disable and restore LCPLL by Paulo Zanoni · 12 years ago
  78. 2fa86a1 drm/i915: extend lpt_enable_clkout_dp by Paulo Zanoni · 12 years ago
  79. b518421 drm/i915: kill Ivybridge vblank irq vfuncs by Paulo Zanoni · 12 years ago
  80. 3f51e47 drm/i915: Match all PSR mode entry conditions before enabling it. by Rodrigo Vivi · 12 years ago
  81. e91fd8c drm/i915: Added debugfs support for PSR Status by Rodrigo Vivi · 12 years ago
  82. 2b28bb1 drm/i915: Enable/Disable PSR by Rodrigo Vivi · 12 years ago
  83. 05e21cc drm/i915: Define some of the eLLC magic by Ben Widawsky · 12 years ago
  84. 7336df6 drm/i915: improve GEN7_ERR_INT clearing for fifo underrun reporting by Daniel Vetter · 12 years ago
  85. 1dd246f drm/i915: improve SERR_INT clearing for fifo underrun reporting by Daniel Vetter · 12 years ago
  86. 4a33e48 drm/i915: fix dvo DPLL regression by Daniel Vetter · 12 years ago
  87. e847440 drm/i915: Use wait_for() to wait for Punit to change GPU freq on VLV by Ville Syrjälä · 12 years ago
  88. a0de80a drm/i915: Fix context sizes on HSW by Ben Widawsky · 12 years ago
  89. 921c3b6 drm/i915: Fix VLV sprite register offsets by Ville Syrjälä · 12 years ago
  90. 4abb2c3 drm/i915: s/LFP/LPF in DPIO PLL register names by Ville Syrjälä · 12 years ago
  91. 4f7fd70 drm/i915: Fix up sdvo hpd pins for i965g/gm by Daniel Vetter · 12 years ago
  92. 3eff4fa drm/i915: explicitly set up PIPECONF (and gamma table) on haswell by Daniel Vetter · 12 years ago
  93. e0d8d59 drm/i915: Try harder to disable trickle feed on VLV by Ville Syrjälä · 12 years ago
  94. e9a632a drm/i915: scrap register address storage by Daniel Vetter · 12 years ago
  95. 1188739 drm/i915: refactor PCH_DPLL_SEL #defines by Daniel Vetter · 12 years ago
  96. fd3da6c drm/i915: WA: FBC Render Nuke. by Rodrigo Vivi · 12 years ago
  97. 5434fd9 Revert "drm/i915: Include display_mmio_offset in sequencer index/data registers" by Ville Syrjälä · 12 years ago
  98. d7fe0cc drm/i915: Fix DSPCLK_GATE_D for VLV by Ville Syrjälä · 12 years ago
  99. 42db64e drm/i915: implement IPS feature by Paulo Zanoni · 12 years ago
  100. 12638c5 drm/i915: Enable vebox interrupts by Ben Widawsky · 12 years ago