Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm-5.4 / b073aeaa28b43b00b5c90096c76e872dca4d4ee4 / drivers / gpu / drm / i915 / i915_reg.h
  1. b073aea drm/i915: Fix PIPE_CRC_CTL for vlv by Daniel Vetter · 12 years ago
  2. b4437a4 drm/i915: CRC source selection #defines for gmch/vlv chips by Daniel Vetter · 12 years ago
  3. 0b5c5ed drm/i915: Adjust CRC capture for pre-gen5/vlv by Daniel Vetter · 12 years ago
  4. 5a69b89 drm/i915: crc support for hsw by Daniel Vetter · 12 years ago
  5. 5b3a856 drm/i915: wire up CRC interrupt for ilk/snb by Daniel Vetter · 12 years ago
  6. 5a6b5c8 drm/i915: add CRC #defines for ilk/snb by Daniel Vetter · 12 years ago
  7. 1a91510 drm/i915: set HDMI pixel clock in audio configuration by Jani Nikula · 12 years ago
  8. 8bf1e9f drm/i915: Expose latest 200 CRC value for pipe through debugfs by Shuang He · 12 years ago
  9. 1996d62 drm/i915: Adjust watermark register masks by Ville Syrjälä · 12 years ago
  10. 25a2e2d drm/i915: Fix VLV frame counter registers by Ville Syrjälä · 12 years ago
  11. 02f4c9e drm/i915/vlv: Turn off power gate for BIOS-less system. by Chon Ming Lee · 12 years ago
  12. 40e9cf6 drm/i915/vlv: reset DPIO on load and resume v2 by Jesse Barnes · 12 years ago
  13. dd75fdc drm/i915: Tweak RPS thresholds to more aggressively downclock by Chris Wilson · 12 years ago
  14. e454a05 drm/i915/vlv: use correct units for rc6 residency v2 by Jesse Barnes · 12 years ago
  15. 49798eb drm/i915/vlv: use lower precision RC6 counter by Jesse Barnes · 12 years ago
  16. 24eb2d5 drm/i915: Program GMBUS Frequency based on the CDCLK for VLV. by Chon Ming Lee · 12 years ago
  17. 45f80d5 drm/i915: precendence bug in GT_PARITY_ERROR() by Dan Carpenter · 12 years ago
  18. 18b5992 drm/i915: Calculate PSR register offsets from base + gen by Ben Widawsky · 12 years ago
  19. 35a85ac drm/i915: Add second slice l3 remapping by Ben Widawsky · 12 years ago
  20. 515b239 drm/i915: write D_COMP using the mailbox by Paulo Zanoni · 12 years ago
  21. 18442d0 drm/i915: Fix port_clock and adjusted_mode.clock readout all over by Ville Syrjälä · 12 years ago
  22. a24c144 drm/i915: clean up power sequencing register port select definitions by Jani Nikula · 12 years ago
  23. 9435373 drm/i915: Report enabled slices on Haswell GT3 by Rodrigo Vivi · 12 years ago
  24. be4fc04 drm/i915: add VLV DSI PLL Calculations by ymohanma · 12 years ago
  25. 3230bf1 drm/i915: add MIPI DSI register definitions by Jani Nikula · 12 years ago
  26. b6ec10b drm/i915: add VLV pipeconf bit definition for DSI PLL lock by Jani Nikula · 12 years ago
  27. e9f882a drm/i915: add more VLV IOSF sideband ports accessors by Jani Nikula · 12 years ago
  28. 1f5d76d drm/i915: enable trickle feed on Haswell by Paulo Zanoni · 12 years ago
  29. 814c5f1 x86: add early quirk for reserving Intel graphics stolen memory v5 by Jesse Barnes · 12 years ago
  30. ffe74d7 drm/i915: Use RCS flips on Ivybridge+ by Chris Wilson · 12 years ago
  31. 9c725e5 Merge branch 'drm-next-3.12' of git://people.freedesktop.org/~agd5f/linux into drm-next by Dave Airlie · 12 years ago
  32. efa27f9 Merge tag 'drm-intel-next-2013-08-23' of git://people.freedesktop.org/~danvet/drm-intel into drm-next by Dave Airlie · 12 years ago
  33. c8bb75a drm/i915/hdmi: Write HDMI vendor specific infoframes by Lespiau, Damien · 12 years ago
  34. 77fa4cb drm/i915: ivb: fix edp voltage swing reg val by Imre Deak · 12 years ago
  35. e801605 drm/i915: Fix context size calculation on SNB/IVB/VLV by Ville Syrjälä · 12 years ago
  36. ec013e7 drm/i915: Expose energy counter on SNB+ through debugfs by Jesse Barnes · 12 years ago
  37. 6aedd1f drm/i915: clarify Haswell power well bit names by Paulo Zanoni · 12 years ago
  38. 884020b drm/i915: Invalidate TLBs for the rings after a reset by Chris Wilson · 12 years ago
  39. 0ce99f7 drm/i915: fix gen4 digital port hotplug definitions by Daniel Vetter · 12 years ago
  40. b0aea5d drm/i915: Use the watermark latency values from dev_priv for ILK/SNB/IVB too by Ville Syrjälä · 12 years ago
  41. 257a7ff drm/i915: fix pnv display core clock readout out by Daniel Vetter · 12 years ago
  42. be256dc drm/i915: add functions to disable and restore LCPLL by Paulo Zanoni · 12 years ago
  43. 2fa86a1 drm/i915: extend lpt_enable_clkout_dp by Paulo Zanoni · 12 years ago
  44. b518421 drm/i915: kill Ivybridge vblank irq vfuncs by Paulo Zanoni · 12 years ago
  45. 3f51e47 drm/i915: Match all PSR mode entry conditions before enabling it. by Rodrigo Vivi · 12 years ago
  46. e91fd8c drm/i915: Added debugfs support for PSR Status by Rodrigo Vivi · 12 years ago
  47. 2b28bb1 drm/i915: Enable/Disable PSR by Rodrigo Vivi · 12 years ago
  48. 05e21cc drm/i915: Define some of the eLLC magic by Ben Widawsky · 12 years ago
  49. 7336df6 drm/i915: improve GEN7_ERR_INT clearing for fifo underrun reporting by Daniel Vetter · 12 years ago
  50. 1dd246f drm/i915: improve SERR_INT clearing for fifo underrun reporting by Daniel Vetter · 12 years ago
  51. 4a33e48 drm/i915: fix dvo DPLL regression by Daniel Vetter · 12 years ago
  52. e847440 drm/i915: Use wait_for() to wait for Punit to change GPU freq on VLV by Ville Syrjälä · 12 years ago
  53. a0de80a drm/i915: Fix context sizes on HSW by Ben Widawsky · 12 years ago
  54. 921c3b6 drm/i915: Fix VLV sprite register offsets by Ville Syrjälä · 12 years ago
  55. 4abb2c3 drm/i915: s/LFP/LPF in DPIO PLL register names by Ville Syrjälä · 12 years ago
  56. 4f7fd70 drm/i915: Fix up sdvo hpd pins for i965g/gm by Daniel Vetter · 12 years ago
  57. 3eff4fa drm/i915: explicitly set up PIPECONF (and gamma table) on haswell by Daniel Vetter · 12 years ago
  58. e0d8d59 drm/i915: Try harder to disable trickle feed on VLV by Ville Syrjälä · 12 years ago
  59. e9a632a drm/i915: scrap register address storage by Daniel Vetter · 12 years ago
  60. 1188739 drm/i915: refactor PCH_DPLL_SEL #defines by Daniel Vetter · 12 years ago
  61. fd3da6c drm/i915: WA: FBC Render Nuke. by Rodrigo Vivi · 12 years ago
  62. 5434fd9 Revert "drm/i915: Include display_mmio_offset in sequencer index/data registers" by Ville Syrjälä · 12 years ago
  63. d7fe0cc drm/i915: Fix DSPCLK_GATE_D for VLV by Ville Syrjälä · 12 years ago
  64. 42db64e drm/i915: implement IPS feature by Paulo Zanoni · 12 years ago
  65. 12638c5 drm/i915: Enable vebox interrupts by Ben Widawsky · 12 years ago
  66. cc609d5 drm/i915: consolidate interrupt naming scheme by Ben Widawsky · 12 years ago
  67. 4848405 drm/i915: make PM interrupt writes non-destructive by Ben Widawsky · 12 years ago
  68. cca32e9 drm/i915: properly set HSW WM_LP watermarks by Paulo Zanoni · 12 years ago
  69. 801bcff drm/i915: properly set HSW WM_PIPE registers by Paulo Zanoni · 12 years ago
  70. 9a8a221 drm/i915: Vebox ringbuffer init by Ben Widawsky · 12 years ago
  71. 1950de1 drm/i915: Add VECS semaphore bits by Ben Widawsky · 12 years ago
  72. ad776f8 drm/i915: Semaphore MBOX update generalization by Ben Widawsky · 12 years ago
  73. 5586181 drm/i915: Comments for semaphore clarification by Ben Widawsky · 12 years ago
  74. 5a09ae9f drm/i915: refactor VLV IOSF sideband accessors to use one helper by Jani Nikula · 12 years ago
  75. 90a8864 drm/i915: set FORCE_ARB_IDLE_PLANES workaround by Paulo Zanoni · 12 years ago
  76. e1b73cb Merge tag 'v3.10-rc2' into drm-intel-next-queued by Daniel Vetter · 12 years ago
  77. d89f207 drm/i915: HSW FBC WaFbcDisableDpfcClockGating by Rodrigo Vivi · 12 years ago
  78. 2855416 drm/i915: HSW FBC WaFbcAsynchFlipDisableFbcQueue by Rodrigo Vivi · 12 years ago
  79. abe959c drm/i915: Add support for FBC on Ivybridge. by Rodrigo Vivi · 12 years ago
  80. c9cddff drm/i915: BIOS and power context stolen mem handling for VLV v7 by Jesse Barnes · 12 years ago
  81. c4ae25e Revert "drm/i915: Calculate correct stolen size for GEN7+" by Ben Widawsky · 12 years ago
  82. e3b95f1 drm/i915: Apply OCD to data/link m/n register #defines by Daniel Vetter · 12 years ago
  83. 275f01b2 drm/i915: PCH_ prefix for transcoder timings by Daniel Vetter · 12 years ago
  84. ab9412b drm/i915: s/TRANSCONF/PCH_TRANSCONF/ by Daniel Vetter · 12 years ago
  85. 17aa6be drm/i915: simplify DP/DDI port width macros by Daniel Vetter · 12 years ago
  86. 1bd1bd8 drm/i915: hw state readout support for pipe timings by Daniel Vetter · 12 years ago
  87. 7241920 drm/i915: hw state readout support for fdi m/n by Daniel Vetter · 12 years ago
  88. 627eb5a drm/i915: hw state readout support for pipe_config->fdi_lanes by Daniel Vetter · 12 years ago
  89. 35ffda4 drm/i915: hsw backlight registers need transcoder instead of pipe by Jani Nikula · 12 years ago
  90. a65851a drm/i915: Make data/link N value power of two by Ville Syrjälä · 12 years ago
  91. 29a397b drm/i915: Move the CSC_MODE bits next to the register by Ville Syrjälä · 12 years ago
  92. de032bf drm/i915: print Gen5+ CPU/PCH poison interrupts by Paulo Zanoni · 12 years ago
  93. 8664281 drm/i915: report Gen5+ CPU and PCH FIFO underruns by Paulo Zanoni · 12 years ago
  94. 598fac6 drm/i915: magic VLV PLL registers in the dpio sideband by Daniel Vetter · 12 years ago
  95. 0a073b8 drm/i915: turbo & RC6 support for VLV v7 by Jesse Barnes · 12 years ago
  96. dc4bd2d drm/i915: preserve the PBC bits of TRANS_CHICKEN2 by Paulo Zanoni · 12 years ago
  97. 3f704fa drm/i915: set CPT FDI RX polarity bits based on VBT by Paulo Zanoni · 12 years ago
  98. 3ebecd0 drm/i915: Scale ring, rather than ia, frequency on Haswell by Chris Wilson · 12 years ago
  99. 3a06247 drm/i915: Increase max fence pitch limit to 256KB on IVB+ by Ville Syrjälä · 12 years ago
  100. a6f429a drm/i915: Configure GAM_ECOCHK appropriatly for Gen7 by Ville Syrjälä · 12 years ago