| /* |
| * This file is subject to the terms and conditions of the GNU General Public |
| * License. See the file "COPYING" in the main directory of this archive |
| * for more details. |
| * |
| * Copyright (C) 2004 MontaVista Software Inc. |
| * Author: Manish Lachwani, mlachwani@mvista.com |
| * Copyright (C) 2004 Ralf Baechle |
| */ |
| #ifndef __ASM_MACH_JA_CPU_FEATURE_OVERRIDES_H |
| #define __ASM_MACH_JA_CPU_FEATURE_OVERRIDES_H |
| |
| /* |
| * Momentum Ocelot-3 is based on Rm7900 processor which |
| * is based on the E9000 core. |
| */ |
| #define cpu_has_watch 1 |
| #define cpu_has_mips16 0 |
| #define cpu_has_divec 0 |
| #define cpu_has_vce 0 |
| #define cpu_has_cache_cdex_p 0 |
| #define cpu_has_cache_cdex_s 0 |
| #define cpu_has_prefetch 1 |
| #define cpu_has_mcheck 0 |
| #define cpu_has_ejtag 0 |
| |
| #define cpu_has_llsc 1 |
| #define cpu_has_vtag_icache 0 |
| #define cpu_has_dc_aliases 0 |
| #define cpu_has_ic_fills_f_dc 0 |
| #define cpu_icache_snoops_remote_store 0 |
| |
| #define cpu_has_nofpuex 0 |
| #define cpu_has_64bits 1 |
| |
| #define cpu_has_subset_pcaches 0 |
| |
| #define cpu_dcache_line_size() 32 |
| #define cpu_icache_line_size() 32 |
| #define cpu_scache_line_size() 32 |
| |
| /* |
| * On the RM9000 we need to ensure that I-cache lines being fetches only |
| * contain valid instructions are funny things will happen. |
| */ |
| #define PLAT_TRAMPOLINE_STUFF_LINE 32UL |
| |
| #endif /* __ASM_MACH_JA_CPU_FEATURE_OVERRIDES_H */ |