tree 17698204b6341dc98183b3c8d82a4118d6536c79
parent 55e337345df892d592bbd9050cbd1fc0c6feb069
author Gary Hade <garyhade@us.ibm.com> 1163186447 -0800
committer Dave Jones <davej@redhat.com> 1165962049 -0500

[CPUFREQ] speedstep-centrino should ignore upper performance control bits

On some systems there could be bits set in the upper half of
the control value provided by the _PSS object.  These bits are
only relevant for cpufreq drivers that use IO ports which are not
currently supported by the speedstep-centrino driver.  The current
MSR oriented code assumes that upper bits are not set and thus
fails to work correctly when they are.  e.g. the control and status
value equality check failed on the IBM x3650 even though the ACPI
spec allows inequality.

Signed-off-by: Gary Hade <garyhade@us.ibm.com>
Signed-off-by: Dave Jones <davej@redhat.com>