blob: 7ae09a22e4087ccda6aba2888ca68479f34f98f8 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/* $Id: upa.h,v 1.3 1999/09/21 14:39:47 davem Exp $ */
2#ifndef _SPARC64_UPA_H
3#define _SPARC64_UPA_H
4
5#include <asm/asi.h>
6
7/* UPA level registers and defines. */
8
9/* UPA Config Register */
10#define UPA_CONFIG_RESV 0xffffffffc0000000 /* Reserved. */
11#define UPA_CONFIG_PCON 0x000000003fc00000 /* Depth of various sys queues. */
12#define UPA_CONFIG_MID 0x00000000003e0000 /* Module ID. */
13#define UPA_CONFIG_PCAP 0x000000000001ffff /* Port Capabilities. */
14
15/* UPA Port ID Register */
16#define UPA_PORTID_FNP 0xff00000000000000 /* Hardcoded to 0xfc on ultra. */
17#define UPA_PORTID_RESV 0x00fffff800000000 /* Reserved. */
18#define UPA_PORTID_ECCVALID 0x0000000400000000 /* Zero if mod can generate ECC */
19#define UPA_PORTID_ONEREAD 0x0000000200000000 /* Set if mod generates P_RASB */
20#define UPA_PORTID_PINTRDQ 0x0000000180000000 /* # outstanding P_INT_REQ's */
21#define UPA_PORTID_PREQDQ 0x000000007e000000 /* slave-wr's to mod supported */
22#define UPA_PORTID_PREQRD 0x0000000001e00000 /* # incoming P_REQ's supported */
23#define UPA_PORTID_UPACAP 0x00000000001f0000 /* UPA capabilities of mod */
24#define UPA_PORTID_ID 0x000000000000ffff /* Module Identification bits */
25
26/* UPA I/O space accessors */
27#if defined(__KERNEL__) && !defined(__ASSEMBLY__)
28static __inline__ unsigned char _upa_readb(unsigned long addr)
29{
30 unsigned char ret;
31
32 __asm__ __volatile__("lduba\t[%1] %2, %0\t/* upa_readb */"
33 : "=r" (ret)
34 : "r" (addr), "i" (ASI_PHYS_BYPASS_EC_E));
35
36 return ret;
37}
38
39static __inline__ unsigned short _upa_readw(unsigned long addr)
40{
41 unsigned short ret;
42
43 __asm__ __volatile__("lduha\t[%1] %2, %0\t/* upa_readw */"
44 : "=r" (ret)
45 : "r" (addr), "i" (ASI_PHYS_BYPASS_EC_E));
46
47 return ret;
48}
49
50static __inline__ unsigned int _upa_readl(unsigned long addr)
51{
52 unsigned int ret;
53
54 __asm__ __volatile__("lduwa\t[%1] %2, %0\t/* upa_readl */"
55 : "=r" (ret)
56 : "r" (addr), "i" (ASI_PHYS_BYPASS_EC_E));
57
58 return ret;
59}
60
61static __inline__ unsigned long _upa_readq(unsigned long addr)
62{
63 unsigned long ret;
64
65 __asm__ __volatile__("ldxa\t[%1] %2, %0\t/* upa_readq */"
66 : "=r" (ret)
67 : "r" (addr), "i" (ASI_PHYS_BYPASS_EC_E));
68
69 return ret;
70}
71
72static __inline__ void _upa_writeb(unsigned char b, unsigned long addr)
73{
74 __asm__ __volatile__("stba\t%0, [%1] %2\t/* upa_writeb */"
75 : /* no outputs */
76 : "r" (b), "r" (addr), "i" (ASI_PHYS_BYPASS_EC_E));
77}
78
79static __inline__ void _upa_writew(unsigned short w, unsigned long addr)
80{
81 __asm__ __volatile__("stha\t%0, [%1] %2\t/* upa_writew */"
82 : /* no outputs */
83 : "r" (w), "r" (addr), "i" (ASI_PHYS_BYPASS_EC_E));
84}
85
86static __inline__ void _upa_writel(unsigned int l, unsigned long addr)
87{
88 __asm__ __volatile__("stwa\t%0, [%1] %2\t/* upa_writel */"
89 : /* no outputs */
90 : "r" (l), "r" (addr), "i" (ASI_PHYS_BYPASS_EC_E));
91}
92
93static __inline__ void _upa_writeq(unsigned long q, unsigned long addr)
94{
95 __asm__ __volatile__("stxa\t%0, [%1] %2\t/* upa_writeq */"
96 : /* no outputs */
97 : "r" (q), "r" (addr), "i" (ASI_PHYS_BYPASS_EC_E));
98}
99
100#define upa_readb(__addr) (_upa_readb((unsigned long)(__addr)))
101#define upa_readw(__addr) (_upa_readw((unsigned long)(__addr)))
102#define upa_readl(__addr) (_upa_readl((unsigned long)(__addr)))
103#define upa_readq(__addr) (_upa_readq((unsigned long)(__addr)))
104#define upa_writeb(__b, __addr) (_upa_writeb((__b), (unsigned long)(__addr)))
105#define upa_writew(__w, __addr) (_upa_writew((__w), (unsigned long)(__addr)))
106#define upa_writel(__l, __addr) (_upa_writel((__l), (unsigned long)(__addr)))
107#define upa_writeq(__q, __addr) (_upa_writeq((__q), (unsigned long)(__addr)))
108#endif /* __KERNEL__ && !__ASSEMBLY__ */
109
110#endif /* !(_SPARC64_UPA_H) */