blob: ac834aa7abf61f0713957c9f98061e8045a99767 [file] [log] [blame]
Vimal Singhc2798e92010-02-15 10:03:33 -08001/*
2 * board-sdp-flash.c
3 * Modified from mach-omap2/board-3430sdp-flash.c
4 *
5 * Copyright (C) 2009 Nokia Corporation
6 * Copyright (C) 2009 Texas Instruments
7 *
8 * Vimal Singh <vimalsingh@ti.com>
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
13 */
14
15#include <linux/kernel.h>
16#include <linux/platform_device.h>
17#include <linux/mtd/physmap.h>
18#include <linux/io.h>
19
20#include <plat/gpmc.h>
21#include <plat/nand.h>
22#include <plat/onenand.h>
23#include <plat/tc.h>
Sukumar Ghorai13d6b732010-07-09 14:27:47 +000024#include <mach/board-flash.h>
Vimal Singhc2798e92010-02-15 10:03:33 -080025
26#define REG_FPGA_REV 0x10
27#define REG_FPGA_DIP_SWITCH_INPUT2 0x60
28#define MAX_SUPPORTED_GPMC_CONFIG 3
29
30#define DEBUG_BASE 0x08000000 /* debug board */
31
Vimal Singhc2798e92010-02-15 10:03:33 -080032/* various memory sizes */
33#define FLASH_SIZE_SDPV1 SZ_64M /* NOR flash (64 Meg aligned) */
34#define FLASH_SIZE_SDPV2 SZ_128M /* NOR flash (256 Meg aligned) */
35
Sukumar Ghorai13d6b732010-07-09 14:27:47 +000036static struct physmap_flash_data board_nor_data = {
Vimal Singhc2798e92010-02-15 10:03:33 -080037 .width = 2,
38};
39
Sukumar Ghorai13d6b732010-07-09 14:27:47 +000040static struct resource board_nor_resource = {
Vimal Singhc2798e92010-02-15 10:03:33 -080041 .flags = IORESOURCE_MEM,
42};
43
Sukumar Ghorai13d6b732010-07-09 14:27:47 +000044static struct platform_device board_nor_device = {
Vimal Singhc2798e92010-02-15 10:03:33 -080045 .name = "physmap-flash",
46 .id = 0,
47 .dev = {
Sukumar Ghorai13d6b732010-07-09 14:27:47 +000048 .platform_data = &board_nor_data,
Vimal Singhc2798e92010-02-15 10:03:33 -080049 },
50 .num_resources = 1,
Sukumar Ghorai13d6b732010-07-09 14:27:47 +000051 .resource = &board_nor_resource,
Vimal Singhc2798e92010-02-15 10:03:33 -080052};
53
54static void
Sukumar Ghorai13d6b732010-07-09 14:27:47 +000055__init board_nor_init(struct mtd_partition *nor_parts, u8 nr_parts, u8 cs)
Vimal Singhc2798e92010-02-15 10:03:33 -080056{
57 int err;
58
Sukumar Ghorai13d6b732010-07-09 14:27:47 +000059 board_nor_data.parts = nor_parts;
60 board_nor_data.nr_parts = nr_parts;
Vimal Singhc2798e92010-02-15 10:03:33 -080061
62 /* Configure start address and size of NOR device */
63 if (omap_rev() >= OMAP3430_REV_ES1_0) {
64 err = gpmc_cs_request(cs, FLASH_SIZE_SDPV2 - 1,
Sukumar Ghorai13d6b732010-07-09 14:27:47 +000065 (unsigned long *)&board_nor_resource.start);
66 board_nor_resource.end = board_nor_resource.start
Vimal Singhc2798e92010-02-15 10:03:33 -080067 + FLASH_SIZE_SDPV2 - 1;
68 } else {
69 err = gpmc_cs_request(cs, FLASH_SIZE_SDPV1 - 1,
Sukumar Ghorai13d6b732010-07-09 14:27:47 +000070 (unsigned long *)&board_nor_resource.start);
71 board_nor_resource.end = board_nor_resource.start
Vimal Singhc2798e92010-02-15 10:03:33 -080072 + FLASH_SIZE_SDPV1 - 1;
73 }
74 if (err < 0) {
75 printk(KERN_ERR "NOR: Can't request GPMC CS\n");
76 return;
77 }
Sukumar Ghorai13d6b732010-07-09 14:27:47 +000078 if (platform_device_register(&board_nor_device) < 0)
Vimal Singhc2798e92010-02-15 10:03:33 -080079 printk(KERN_ERR "Unable to register NOR device\n");
80}
81
82#if defined(CONFIG_MTD_ONENAND_OMAP2) || \
83 defined(CONFIG_MTD_ONENAND_OMAP2_MODULE)
84static struct omap_onenand_platform_data board_onenand_data = {
85 .dma_channel = -1, /* disable DMA in OMAP OneNAND driver */
86};
87
88static void
Sukumar Ghorai13d6b732010-07-09 14:27:47 +000089__init board_onenand_init(struct mtd_partition *onenand_parts,
90 u8 nr_parts, u8 cs)
Vimal Singhc2798e92010-02-15 10:03:33 -080091{
92 board_onenand_data.cs = cs;
Sukumar Ghorai13d6b732010-07-09 14:27:47 +000093 board_onenand_data.parts = onenand_parts;
94 board_onenand_data.nr_parts = nr_parts;
Vimal Singhc2798e92010-02-15 10:03:33 -080095
96 gpmc_onenand_init(&board_onenand_data);
97}
98#else
99static void
Sukumar Ghorai13d6b732010-07-09 14:27:47 +0000100__init board_onenand_init(struct mtd_partition *nor_parts, u8 nr_parts, u8 cs)
Vimal Singhc2798e92010-02-15 10:03:33 -0800101{
102}
103#endif /* CONFIG_MTD_ONENAND_OMAP2 || CONFIG_MTD_ONENAND_OMAP2_MODULE */
104
105#if defined(CONFIG_MTD_NAND_OMAP2) || \
106 defined(CONFIG_MTD_NAND_OMAP2_MODULE)
107
108/* Note that all values in this struct are in nanoseconds */
109static struct gpmc_timings nand_timings = {
110
111 .sync_clk = 0,
112
113 .cs_on = 0,
114 .cs_rd_off = 36,
115 .cs_wr_off = 36,
116
117 .adv_on = 6,
118 .adv_rd_off = 24,
119 .adv_wr_off = 36,
120
121 .we_off = 30,
122 .oe_off = 48,
123
124 .access = 54,
125 .rd_cycle = 72,
126 .wr_cycle = 72,
127
128 .wr_access = 30,
129 .wr_data_mux_bus = 0,
130};
131
Sukumar Ghorai13d6b732010-07-09 14:27:47 +0000132static struct omap_nand_platform_data board_nand_data = {
Vimal Singhc2798e92010-02-15 10:03:33 -0800133 .nand_setup = NULL,
134 .gpmc_t = &nand_timings,
135 .dma_channel = -1, /* disable DMA in OMAP NAND driver */
136 .dev_ready = NULL,
137 .devsize = 0, /* '0' for 8-bit, '1' for 16-bit device */
138};
139
Sukumar Ghorai13d6b732010-07-09 14:27:47 +0000140void
141__init board_nand_init(struct mtd_partition *nand_parts, u8 nr_parts, u8 cs)
Vimal Singhc2798e92010-02-15 10:03:33 -0800142{
Sukumar Ghorai13d6b732010-07-09 14:27:47 +0000143 board_nand_data.cs = cs;
144 board_nand_data.parts = nand_parts;
145 board_nand_data.nr_parts = nr_parts;
Vimal Singhc2798e92010-02-15 10:03:33 -0800146
Sukumar Ghorai13d6b732010-07-09 14:27:47 +0000147 gpmc_nand_init(&board_nand_data);
Vimal Singhc2798e92010-02-15 10:03:33 -0800148}
149#else
Sukumar Ghorai13d6b732010-07-09 14:27:47 +0000150void
151__init board_nand_init(struct mtd_partition *nand_parts, u8 nr_parts, u8 cs)
Vimal Singhc2798e92010-02-15 10:03:33 -0800152{
153}
154#endif /* CONFIG_MTD_NAND_OMAP2 || CONFIG_MTD_NAND_OMAP2_MODULE */
155
156/**
157 * get_gpmc0_type - Reads the FPGA DIP_SWITCH_INPUT_REGISTER2 to get
158 * the various cs values.
159 */
160static u8 get_gpmc0_type(void)
161{
162 u8 cs = 0;
163 void __iomem *fpga_map_addr;
164
165 fpga_map_addr = ioremap(DEBUG_BASE, 4096);
166 if (!fpga_map_addr)
167 return -ENOMEM;
168
169 if (!(__raw_readw(fpga_map_addr + REG_FPGA_REV)))
170 /* we dont have an DEBUG FPGA??? */
171 /* Depend on #defines!! default to strata boot return param */
172 goto unmap;
173
174 /* S8-DIP-OFF = 1, S8-DIP-ON = 0 */
175 cs = __raw_readw(fpga_map_addr + REG_FPGA_DIP_SWITCH_INPUT2) & 0xf;
176
177 /* ES2.0 SDP's onwards 4 dip switches are provided for CS */
178 if (omap_rev() >= OMAP3430_REV_ES1_0)
179 /* change (S8-1:4=DS-2:0) to (S8-4:1=DS-2:0) */
180 cs = ((cs & 8) >> 3) | ((cs & 4) >> 1) |
181 ((cs & 2) << 1) | ((cs & 1) << 3);
182 else
183 /* change (S8-1:3=DS-2:0) to (S8-3:1=DS-2:0) */
184 cs = ((cs & 4) >> 2) | (cs & 2) | ((cs & 1) << 2);
185unmap:
186 iounmap(fpga_map_addr);
187 return cs;
188}
189
190/**
191 * sdp3430_flash_init - Identify devices connected to GPMC and register.
192 *
193 * @return - void.
194 */
Sukumar Ghorai13d6b732010-07-09 14:27:47 +0000195void board_flash_init(struct flash_partitions partition_info[],
196 char chip_sel_board[][GPMC_CS_NUM])
Vimal Singhc2798e92010-02-15 10:03:33 -0800197{
198 u8 cs = 0;
199 u8 norcs = GPMC_CS_NUM + 1;
200 u8 nandcs = GPMC_CS_NUM + 1;
201 u8 onenandcs = GPMC_CS_NUM + 1;
202 u8 idx;
203 unsigned char *config_sel = NULL;
204
205 /* REVISIT: Is this return correct idx for 2430 SDP?
206 * for which cs configuration matches for 2430 SDP?
207 */
208 idx = get_gpmc0_type();
209 if (idx >= MAX_SUPPORTED_GPMC_CONFIG) {
210 printk(KERN_ERR "%s: Invalid chip select: %d\n", __func__, cs);
211 return;
212 }
Sukumar Ghorai13d6b732010-07-09 14:27:47 +0000213 config_sel = (unsigned char *)(chip_sel_board[idx]);
Vimal Singhc2798e92010-02-15 10:03:33 -0800214
215 while (cs < GPMC_CS_NUM) {
216 switch (config_sel[cs]) {
217 case PDC_NOR:
218 if (norcs > GPMC_CS_NUM)
219 norcs = cs;
220 break;
221 case PDC_NAND:
222 if (nandcs > GPMC_CS_NUM)
223 nandcs = cs;
224 break;
225 case PDC_ONENAND:
226 if (onenandcs > GPMC_CS_NUM)
227 onenandcs = cs;
228 break;
229 };
230 cs++;
231 }
232
233 if (norcs > GPMC_CS_NUM)
Thomas Weber31849482010-03-25 20:21:54 +0000234 printk(KERN_INFO "NOR: Unable to find configuration "
235 "in GPMC\n");
Vimal Singhc2798e92010-02-15 10:03:33 -0800236 else
Sukumar Ghorai13d6b732010-07-09 14:27:47 +0000237 board_nor_init(partition_info[0].parts,
238 partition_info[0].nr_parts, norcs);
Vimal Singhc2798e92010-02-15 10:03:33 -0800239
240 if (onenandcs > GPMC_CS_NUM)
241 printk(KERN_INFO "OneNAND: Unable to find configuration "
Thomas Weber31849482010-03-25 20:21:54 +0000242 "in GPMC\n");
Vimal Singhc2798e92010-02-15 10:03:33 -0800243 else
Sukumar Ghorai13d6b732010-07-09 14:27:47 +0000244 board_onenand_init(partition_info[1].parts,
245 partition_info[1].nr_parts, onenandcs);
Vimal Singhc2798e92010-02-15 10:03:33 -0800246
247 if (nandcs > GPMC_CS_NUM)
248 printk(KERN_INFO "NAND: Unable to find configuration "
Thomas Weber31849482010-03-25 20:21:54 +0000249 "in GPMC\n");
Vimal Singhc2798e92010-02-15 10:03:33 -0800250 else
Sukumar Ghorai13d6b732010-07-09 14:27:47 +0000251 board_nand_init(partition_info[2].parts,
252 partition_info[2].nr_parts, nandcs);
Vimal Singhc2798e92010-02-15 10:03:33 -0800253}